TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DP141RLJEVM: .brd file for DP141RLJEVM 0 Locked

    895 views
    1 reply
    Latest over 8 years ago
    by Moises Garcia
  • Suggested Answer

    TMDS181: HDMI 2.0 B retimer IC for TMDs181 0 Locked

    982 views
    1 reply
    Latest over 8 years ago
    by Moises Garcia
  • Answered

    ISO5451-Q1: Driving MOSFET 0 Locked

    1403 views
    3 replies
    Latest over 8 years ago
    by Xiong Li
  • Answered

    TPS2553-Q1: The condition of current limit specification 0 Locked

    2110 views
    8 replies
    Latest over 8 years ago
    by Michael Tan
  • Suggested Answer

    DS90UB913A-Q1: Asking for the DS90UB913A-Q1 design question 0 Locked

    585 views
    2 replies
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    TPS2546EVM-064: TPS254xx 0 Locked

    3776 views
    15 replies
    Latest over 8 years ago
    by Yongqiang Sun
  • Answered

    DS90UB928Q-Q1: INTB_IN 0 Locked

    539 views
    2 replies
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    TPS2513A-Q1: USB-C DCP port for Apple 0 Locked

    692 views
    1 reply
    Latest over 8 years ago
    by Yongqiang Sun
  • Answered

    TPS2546-Q1: TPS2546-Q1 Status pin output 0 Locked

    566 views
    1 reply
    Latest over 8 years ago
    by Yongqiang Sun
  • Suggested Answer

    TPS2546: BC1.2 test failed in CDP mode (1111) 0 Locked

    671 views
    1 reply
    Latest over 8 years ago
    by Yongqiang Sun
  • Answered

    TPS2549: Output capacitance 0 Locked

    507 views
    1 reply
    Latest over 8 years ago
    by Yongqiang Sun
  • Suggested Answer

    TPS2511: Erroneous values on the D+/D- signals 0 Locked

    439 views
    1 reply
    Latest over 8 years ago
    by Yongqiang Sun
  • Suggested Answer

    TPS2511: The effect of connecting three USB ports in parallel to the TPS2511 0 Locked

    1284 views
    1 reply
    Latest over 8 years ago
    by Yongqiang Sun
  • Suggested Answer

    TPS2544: Increase Charge Current 0 Locked

    1040 views
    1 reply
    Latest over 8 years ago
    by Yongqiang Sun
  • Suggested Answer

    DP83822I: Detecting loss of signal in SFP applications 0 Locked

    5883 views
    8 replies
    Latest over 8 years ago
    by t1moh
  • Answered

    TPS254900-Q1: Data line Connection 0 Locked

    641 views
    1 reply
    Latest over 8 years ago
    by Yongqiang Sun
  • Suggested Answer

    SN65DSI85: SN65DSI85 HSYNC Signal Question 0 Locked

    1195 views
    4 replies
    Latest over 8 years ago
    by ROBERT LUO
  • Answered

    TUSB211-Q1: ENA_HS 0 Locked

    1664 views
    6 replies
    Latest over 8 years ago
    by Kuramochi Tadahiko
  • Not Answered

    Linux/ETHERNET-SW: 100BASE-FX Link drop not detected. 0 Locked

    8710 views
    18 replies
    Latest over 8 years ago
    by Yohan Kim
  • Answered

    DP83640: DP83640 Synchronous Ethernet Mode Clocking Architecture 0 Locked

    1280 views
    2 replies
    Latest over 8 years ago
    by xiaoP
<>