TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    Got CRC of DP83TC814S-Q1 0 Locked

    692 views
    25 replies
    Latest over 2 years ago
    by Rahul
  • Answered

    DP83TC814R-Q1: RMII mode TX/RX termination 0 Locked

    522 views
    5 replies
    Latest over 2 years ago
    by Hillman Lin
  • Not Answered

    DP83826E: PHY Reset not restoring defaults and write to 0x460 changes unrelated BMCR bits 0 Locked

    352 views
    1 reply
    Latest over 2 years ago
    by Hillman Lin
  • Answered

    THVD2450: Supply voltage vs IO voltage requirements 0 Locked

    244 views
    1 reply
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    TS3DV642-Q1: Input side differential pair 0 Locked

    152 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Not Answered

    BQ24392: Fail at BC 1.2 test item _Data Contact Detect Test – With Current Source 0 Locked

    263 views
    4 replies
    Latest over 2 years ago
    by Brian Zhou
  • Not Answered

    DS90UH941AS-Q1: The REM_INTB waveforms of single output and dual output are different 0 Locked

    347 views
    7 replies
    Latest over 2 years ago
    by Ryan Kitto
  • Suggested Answer

    P82B715: Design help for multiple bus expanders 0 Locked

    281 views
    6 replies
    Latest over 2 years ago
    by Tyler Townsend
  • Not Answered

    TUSB1210: TUSB1210EVM 0 Locked

    283 views
    1 reply
    Latest over 2 years ago
    by Brian Zhou
  • Answered

    SN65176B: Request_HBM Data 0 Locked

    156 views
    1 reply
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    DP83825I: BIST Control Register (BISCR) Data for external loopback mode 0 Locked

    589 views
    5 replies
    Latest over 2 years ago
    by Markus Theil
  • Suggested Answer

    DS160PT801X16EVM: DS160PT801 Evaluation Board Available for Purchase? 0 Locked

    543 views
    12 replies
    Latest over 2 years ago
    by Nicholaus_Malone
  • Answered

    TUSB8043A: TUSB8043A: EEPROM Programming Tool Access 0 Locked

    282 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TFP401A: Product Selection 0 Locked

    168 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Answered

    SN65DP141: Unused Pins 0 Locked

    190 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TCAN4550-Q1: operating ranges on CAN bus 70V 0 Locked

    212 views
    1 reply
    Latest over 2 years ago
    by Eric Schott1
  • Not Answered

    DP83TC812S-Q1: switch port doesn't receive any packets 0 Locked

    364 views
    11 replies
    Latest over 2 years ago
    by Gokul Koraganji
  • Answered

    SN65DSI86-Q1: DSI LANE error 0xF6-Bit6 0 Locked

    484 views
    10 replies
    Latest over 2 years ago
    by Shinji Mada
  • Suggested Answer

    SN65LVDS050: Unused I/O for driver and receiver 0 Locked

    214 views
    3 replies
    Latest over 2 years ago
    by Clemens Ladisch
  • Answered

    BQ24392: BQ24392: BC1.2 test fail in D- and D+ voltage 0 Locked

    297 views
    3 replies
    Latest over 2 years ago
    by Jimmy Tsai
<>