TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DP83TG721S-Q1: Does DP83TG721S-Q1 share the same DP83TG720S-Q1: Configuring for Open Alliance Specification Compliance (Rev. B) 0 Locked

    251 views
    1 reply
    Latest 7 months ago
    by Drew Miller1
  • Answered

    TMS320C6746: Termination for DDR2 0 Locked

    247 views
    4 replies
    Latest 7 months ago
    by ?? ??
  • Not Answered

    SN65DSI83-Q1: required a layout design 0 Locked

    156 views
    1 reply
    Latest 7 months ago
    by Ikram Haque
  • Suggested Answer

    TUSB522P: TUSB522P Schematic review 0 Locked

    157 views
    2 replies
    Latest 7 months ago
    by Vishesh Pithadiya
  • Suggested Answer

    THVD2450V-EP: RS-422 @ 40Mbps on 30m cable 0 Locked

    192 views
    1 reply
    Latest 7 months ago
    by Ethan Sempsrott
  • Suggested Answer

    TPD4S009: Why is the operating ambient temperature 85°C? 0 Locked

    129 views
    1 reply
    Latest 7 months ago
    by McKenzie Eaker
  • Not Answered

    XIO2001: xio2001 Effect of not following startup sequence 0 Locked

    131 views
    3 replies
    Latest 7 months ago
    by Gregory Kobyakov
  • Suggested Answer

    SN65HVD30: SN65HVD30DRG4 - what the G4 in this PN actually stands for? 0 Locked

    149 views
    1 reply
    Latest 7 months ago
    by Ethan Sempsrott
  • Suggested Answer

    SN65LVDS93A: Request for RGB to eDP Bridge Solution - 1080p 60Hz Support 0 Locked

    141 views
    1 reply
    Latest 7 months ago
    by Cameron Hoholik-Carlson
  • Not Answered

    DP83TD555J-Q1: Request for the DP83TD555J-Q1 Datasheet 0 Locked

    170 views
    1 reply
    Latest 7 months ago
    by Hillman Lin
  • Suggested Answer

    TUSB8041: USB 2.0 Deduction 0 Locked

    404 views
    5 replies
    Latest 7 months ago
    by Brian Zhou
  • Answered

    TUSB320LAI: TUSB320 Operation & unused pins 0 Locked

    241 views
    6 replies
    Latest 7 months ago
    by Vishesh Pithadiya
  • Not Answered

    TCAN4550: TCAN4550 Maximum Frame Rate Inquiry and Test Results 0 Locked

    201 views
    3 replies
    Latest 7 months ago
    by Jonathan Nerger
  • Answered

    TCA9535: If we not use the extra GPIO then? 0 Locked

    273 views
    6 replies
    Latest 7 months ago
    by Tyler Townsend
  • Answered

    TDP142-Q1: TDP142-Q1 about I2C Setting issue 0 Locked

    280 views
    3 replies
    Latest 7 months ago
    by J
  • Suggested Answer

    TCAN1462-Q1: TCAN1462-Q1 Maximum Data rate clarification 0 Locked

    306 views
    5 replies
    Latest 7 months ago
    by Michael Ikwuyum
  • Suggested Answer

    TLIN1022A-Q1: Please review the schematic of TLIN1022A-Q1 0 Locked

    131 views
    1 reply
    Latest 7 months ago
    by Michael Ikwuyum
  • Suggested Answer

    HD3SS3212-Q1: Regarding the TDR 0 Locked

    310 views
    9 replies
    Latest 7 months ago
    by Arya Hussein
  • Suggested Answer

    SN65DSI84-Q1: TFT LVDS module (1280 (W) x RGB x 800 (H)) compatibility 0 Locked

    307 views
    6 replies
    Latest 7 months ago
    by Valentin Lançon
  • Suggested Answer

    DS90UB921-Q1: DSI/RGB to FPD-Link III SerDes and cabling/connector guidance 0 Locked

    254 views
    1 reply
    Latest 7 months ago
    by Miguel Bolante
<>