TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    [FAQ] DS125DF410: Why my retimer is not locking? Is this related to the reference clock ? 0 Locked

    868 views
    1 reply
    Latest over 5 years ago
    by Nasser Mohammadi
  • Not Answered

    DS90UB941AS-Q1: How to configure 941 and 928 for HV mode display? 0 Locked

    509 views
    4 replies
    Latest over 5 years ago
    by Michael.Walker
  • Suggested Answer

    ONET4201LD: Can I drive this laser ? 0 Locked

    300 views
    3 replies
    Latest over 5 years ago
    by Nasser Mohammadi
  • Not Answered

    DS90UB941AS-Q1: How to configure 941as register when pairing with DS90UB926-Q1? 0 Locked

    481 views
    11 replies
    Latest over 5 years ago
    by Bryan Kahler
  • Not Answered

    DS90UB948-Q1: LVDS offset voltage abnormla 0 Locked

    224 views
    1 reply
    Latest over 5 years ago
    by Aaron Heng
  • Suggested Answer

    DS160PR410: Where can I find the ds160pr410, pcie gen4 redriver, updater.exe for installing profile in Sigcon Architect tool? 0 Locked

    389 views
    2 replies
    Latest over 5 years ago
    by Xiao Wang1
  • Suggested Answer

    DS90UB960-Q1: insertion loss 0 Locked

    228 views
    1 reply
    Latest over 5 years ago
    by Sally Cheung95
  • Not Answered

    DS90UB964-Q1: YUV422 12bit 0 Locked

    465 views
    1 reply
    Latest over 5 years ago
    by Sally Cheung95
  • Suggested Answer

    TUSB544: TUSB544 for dual port TYPE-A connector 0 Locked

    282 views
    3 replies
    Latest over 5 years ago
    by Malik Barton57
  • Suggested Answer

    SN65HVD257: DTO time in SN65HVD275 0 Locked

    455 views
    3 replies
    Latest over 5 years ago
    by Chris Ayoub
  • Answered

    TVS0500: Ethernet 100M data line 0 Locked

    366 views
    1 reply
    Latest over 5 years ago
    by Andy Robles
  • Not Answered

    SN75LVDS83: Δ|VOD| 0 Locked

    692 views
    3 replies
    Latest over 5 years ago
    by Aaron Heng
  • Suggested Answer

    DS90UB947-Q1: reset in 0x01 0 Locked

    230 views
    1 reply
    Latest over 5 years ago
    by Casey McCrea
  • Suggested Answer

    SN65LVPE512: SN65LVPE512 application question:USB3.0 can not been identified 0 Locked

    488 views
    3 replies
    Latest over 5 years ago
    by David (ASIC) Liu
  • Suggested Answer

    FPD-Link III electrical isolation options. 0 Locked

    720 views
    1 reply
    Latest over 5 years ago
    by Charley Cai
  • Answered

    TUSB9261-Q1: Question about load capacity between XI and XO terminals 0 Locked

    245 views
    3 replies
    Latest over 5 years ago
    by Malik Barton57
  • Suggested Answer

    DS90UB949-Q1: DS90UB949 Functional Safety HW Aspects 0 Locked

    241 views
    1 reply
    Latest over 5 years ago
    by Charley Cai
  • Suggested Answer

    SN65HVD72: Receive same data as sent 0 Locked

    613 views
    12 replies
    Latest over 5 years ago
    by Miguel Robertson
  • Answered

    DS90UB941AS-Q1: Is is possible get a interrupt separately from both sides in splitter mode? 0 Locked

    285 views
    4 replies
    Latest over 5 years ago
    by Steven(Shenzhen) Shi
  • Not Answered

    DS90UB948-Q1: GND Isolation Connection 0 Locked

    145 views
    1 reply
    Latest over 5 years ago
    by Steven(Shenzhen) Shi
<>