TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TPS65982-EVM: Negotiating PD contracts 0 Locked

    925 views
    5 replies
    Latest over 7 years ago
    by Eric Beljaars
  • Suggested Answer

    TPS65983B: TPS65983B GUI 0 Locked

    520 views
    3 replies
    Latest over 7 years ago
    by Eric Beljaars
  • Suggested Answer

    USB Type C to Type B 0 Locked

    555 views
    3 replies
    Latest over 7 years ago
    by Eric Beljaars
  • Suggested Answer

    TPS65983: Is PD response time of TBT/USB mode adjustable? 0 Locked

    2841 views
    19 replies
    Latest over 7 years ago
    by Eric Beljaars
  • Suggested Answer

    PCA9306: PCA9306 - On Resistance when Vref1 = 1.8V and Vref2 = 3.3V and Isink = 4mA 0 Locked

    502 views
    1 reply
    Latest over 7 years ago
    by fhoude
  • Not Answered

    DS90UR910-Q1: LOCK and PASS are always logic '0' 0 Locked

    1074 views
    5 replies
    Latest over 7 years ago
    by Hamzeh Jaradat
  • Answered

    TPS2553-Q1: About internal equivalent circuit of TPS2553-Q1 0 Locked

    1218 views
    7 replies
    Latest over 7 years ago
    by Noritomo Harukawa
  • Answered

    LMH1218: REG 0x3E : Initialization using SigCon Architect 0 Locked

    1388 views
    5 replies
    Latest over 7 years ago
    by Kawai
  • Answered

    TCAN4550-Q1: Issue In Extended CAN FD frame reception 0 Locked

    1591 views
    5 replies
    Latest over 7 years ago
    by Ashish Harit97
  • Answered

    DS90UH947-Q1: Ds90Ux947 28BIT serializer mode usecase 0 Locked

    1823 views
    14 replies
    Latest over 7 years ago
    by Ryuuichi machida
  • Suggested Answer

    5V to 24V boost Converter Reference Design 0 Locked

    693 views
    2 replies
    Latest over 7 years ago
    by Helen chen
  • Answered

    HD3SS215: CMOS to Display Port conversion 0 Locked

    541 views
    4 replies
    Latest over 7 years ago
    by Takumi Suzuki1
  • Suggested Answer

    TUSB9261-Q1: Additional questions from my customer 0 Locked

    503 views
    2 replies
    Latest over 7 years ago
    by Orobianco-Italy
  • Suggested Answer

    SN65HVD3083E: IC destruction when noise enters the input/output terminals (A, B, Z, Y) 0 Locked

    869 views
    5 replies
    Latest over 7 years ago
    by Adrian Ymeraj
  • Answered

    TCAN1042V-Q1: input voltage 0 Locked

    400 views
    2 replies
    Latest over 7 years ago
    by Hiroshi Sato
  • Answered

    DS90UB913A-Q1: SCL and SDA state when PDB=Low 0 Locked

    678 views
    3 replies
    Latest over 7 years ago
    by Davor Glisic
  • Answered

    DS280DF810: request schematic review 0 Locked

    473 views
    2 replies
    Latest over 7 years ago
    by Rodrigo Natal
  • Suggested Answer

    DS90UB928QEVM: Technical Regulations of Radio Law of Japan 0 Locked

    460 views
    1 reply
    Latest over 7 years ago
    by Davor Glisic
  • Suggested Answer

    TMDS181: Power-up timing 0 Locked

    590 views
    3 replies
    Latest over 7 years ago
    by Francisco Javier Zamudio
  • Suggested Answer

    TCA9406: OE PIN configuration 0 Locked

    984 views
    5 replies
    Latest over 7 years ago
    by BOBBY
<>