TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    Asking for the type C QC3.0 and PD3.0 solution recommendation 0 Locked

    1128 views
    3 replies
    Latest over 7 years ago
    by Aramis P. Alvarez
  • Not Answered

    DS80PCI102: DS80PCI102 0 Locked

    1710 views
    6 replies
    Latest over 7 years ago
    by Ranga Narayan
  • Not Answered

    DP83867IR: RX_CLK frequency problem in loopback mode 0 Locked

    835 views
    3 replies
    Latest over 7 years ago
    by Geet Modi
  • Answered

    SN65DSI84-Q1: Questions about LVDS output specifications 0 Locked

    777 views
    2 replies
    Latest over 7 years ago
    by Orobianco-Italy
  • Answered

    SN75DP149: output pin swap to DVI connector 0 Locked

    1303 views
    4 replies
    Latest over 7 years ago
    by Michael Johnson1
  • Answered

    Linux/DP83867IR: dp83867 output 125M clock 0 Locked

    7482 views
    19 replies
    Latest over 7 years ago
    by michael cao
  • Suggested Answer

    TUSB8042: Please provide help, TUSB8042 reference circuit diagram. 0 Locked

    621 views
    2 replies
    Latest over 7 years ago
    by zhao zhaoyong
  • Not Answered

    DS250DF410: QSFP28/QSFP-DD/OSFP ACC solutions 0 Locked

    859 views
    3 replies
    Latest over 7 years ago
    by Jesse Lee
  • Answered

    HD3SS3220: ON timing of VBUS Switch for DFP application 0 Locked

    1811 views
    4 replies
    Latest over 7 years ago
    by K.Yaita
  • Answered

    DS90UB953-Q1: DS90UB954-Q1 output data format 0 Locked

    478 views
    1 reply
    Latest over 7 years ago
    by Zoe Nuyens
  • Suggested Answer

    TUSB1210: Annoying issue with TUSB1210 running as USB host 0 Locked

    1664 views
    2 replies
    Latest over 7 years ago
    by Jorge Llamas (SWAT)
  • Answered

    SN65176B: Imbalanced rise/fall times when used in J1708 application 0 Locked

    1698 views
    6 replies
    Latest over 7 years ago
    by Miguel Robertson
  • Suggested Answer

    TCAN334G: TCAN334GD/TCAN334GDR packaging 0 Locked

    634 views
    1 reply
    Latest over 7 years ago
    by Miguel Robertson
  • Answered

    HD3SS3220: Detecting a powered off device with HD3SS3220 0 Locked

    419 views
    1 reply
    Latest over 7 years ago
    by Luis Omar Moran
  • Answered

    TCA9534: Missing information from datasheet 0 Locked

    857 views
    3 replies
    Latest over 7 years ago
    by Nick Ahlquist20
  • Answered

    TUSB8041A: could we enable/disable individual port? 0 Locked

    742 views
    3 replies
    Latest over 7 years ago
    by JMMN
  • Answered

    TUSB7340: TUSB7340 / Error in IBIS model [Model] pcie_GEN2? 0 Locked

    1243 views
    4 replies
    Latest over 7 years ago
    by Roberto Diaz
  • Answered

    TFP401A-Q1: Jitter at Hsync during blanking time 0 Locked

    1495 views
    5 replies
    Latest over 7 years ago
    by Joel Jimenez0
  • Answered

    TPS65982: Asking for the AR loading code period 0 Locked

    548 views
    1 reply
    Latest over 7 years ago
    by Jacob Ontiveros
  • Not Answered

    DP83867E: Is RX_CLK behaviour in SGMII mode 0 Locked

    1019 views
    3 replies
    Latest over 7 years ago
    by Roel
<>