TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] SN65DSI86: Can DSI86 support 4k2k 60Hz?

    Michael Campbell
    Michael Campbell
    Part Number: SN65DSI86 I have a eDP panel which supports 3840 x 2160 at 60Hz 24bpp resolution. Can the DSI86 support this resolution?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS125DF1610: How to setup the device to generate different PRBS pattern

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS125DF1610 Sometimes for development/test purpose, you may want to have a 10GbE PRBS generator. How would you setup DS125DF1610 to generate these different PRBS patterns.
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS125DF1610: How to setup DS125DF1610 cross point registers?

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS125DF1610 You have different trace lengths on inputs of the DS125DF1610 device. How do you set up cross point registers to allow every channel CTLE to adapt to it's incoming signal loss characteristics?
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS125DF111: How to determine the data rate that device is lock to?

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS125DF111 DS125DF111 is locked and you want to know what is the data rate that device is locked at. What are the settings to determine DS125DF111 locked rate?
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] LMH0303: How to setup LMH0303EVM to operate in Pin mode or use external SMBus controller?

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: LMH0303 Other Parts Discussed in Thread: LMH0318 , SIGCONARCHITECT , LMH0397 , , LMH0307 , USB2ANY LMH0303EVM/LMH0307EVM GUI was developed using win XP OS. Majority of PCs now run win10 and it is incompatible with LMH0303EVM GUI. How do we…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: How to use SigconArchitect to program 16-bits User Defined Generator Pattern

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT There are two purposes for this FAQ: 1). Channel register settings - using FPGA or ASIC - to generate 16-bits user pattern used for mask compliance test or other purposes. 2…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] When implementing a USB 3.x signal redriver, what is the difference between pre-channel loss and post-channel loss?

    Malik Barton57
    Malik Barton57
    Other Parts Discussed in Thread: TUSB1002A I am implementing a USB 3.x signal redriver to help with signal integrity issues. I understand that a redriver provides equalization to the signal path but what losses are affected by this equalization?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] How do I debug a TI USB Hubs when downstream ports are non-operational?

    Malik Barton57
    Malik Barton57
    Other Parts Discussed in Thread: TUSB8044 , TUSB8041A , TUSB8043 , TUSB8042 , TUSB4020BI , TUSB8020B , TUSB8041 , TUSB4041I I have implemented a USB Hub with four USB 3.1 Gen / USB 2.0 ports using TUSB8044 however the downstream ports don’t work when…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    SN55LVDS32: External Weak Pull-Ups 0 Locked

    169 views
    1 reply
    Latest over 1 year ago
    by Jack Campbell
  • Suggested Answer

    TUSB4020BI: USB_VBUS Voltage Source 0 Locked

    183 views
    1 reply
    Latest over 1 year ago
    by Brian Zhou
  • Answered

    SN65HVD230: SN65HVD230 Decap value 0 Locked

    213 views
    1 reply
    Latest over 1 year ago
    by Michael Ikwuyum
  • Answered

    AM26LV31: unusual outputs 0 Locked

    320 views
    4 replies
    Latest over 1 year ago
    by Tom Thornton
  • Answered

    TPD2E001: TPD2E001DRLRG4, TPD2E001DRLR 0 Locked

    245 views
    1 reply
    Latest over 1 year ago
    by McKenzie Eaker
  • Answered

    THVD2450: Entries clamp 0 Locked

    342 views
    3 replies
    Latest over 1 year ago
    by Louca Tolosa
  • Answered

    TCA9548A: different pull up voltage 0 Locked

    363 views
    2 replies
    Latest over 1 year ago
    by Oscar Rivera
  • Answered

    SN65DP141: EVM Schematic and PCB design file questions 0 Locked

    355 views
    4 replies
    Latest over 1 year ago
    by Lu Tian
  • Suggested Answer

    DP83867E: Question about TI_DP83867ISRGZ Ethernet PHY magnetic connections 0 Locked

    661 views
    5 replies
    Latest over 1 year ago
    by David (ASIC) Liu
  • Not Answered

    [FAQ] LMH1239: SDI Layout Suggestions 0 Locked

    515 views
    0 replies
    Started over 1 year ago
    by Nick Peabody
  • Suggested Answer

    SN65LBC174A:Thermal information for SN65LBC174A16DWR 0 Locked

    235 views
    3 replies
    Latest over 1 year ago
    by BOBBY
  • Not Answered

    TRS3232E: conformal Dip Coating Failure of the ic during program loading using usb rs232 converter 0 Locked

    546 views
    2 replies
    Latest over 1 year ago
    by BOBBY
  • Suggested Answer

    DS280BR820: ds280br820 0 Locked

    426 views
    6 replies
    Latest over 1 year ago
    by Drew Miller1
  • Not Answered

    THVD2450: Higher voltage clamp during transient surge 0 Locked

    485 views
    3 replies
    Latest over 1 year ago
    by BOBBY
  • Suggested Answer

    TCAN1145-Q1: CAN physical layer test found that the signal symmetry test failed 0 Locked

    370 views
    8 replies
    Latest over 1 year ago
    by Eric Schott1
  • Suggested Answer

    TCAN1145-Q1: question about TCAN1145-Q1 0 Locked

    239 views
    1 reply
    Latest over 1 year ago
    by Eric Hackett
  • Suggested Answer

    DS16F95QML: IBIS Model 0 Locked

    176 views
    1 reply
    Latest over 1 year ago
    by BOBBY
  • Answered

    DP83867IR: Programmable Delay for RX and TX Clock 0 Locked

    351 views
    1 reply
    Latest over 1 year ago
    by Evan Mayhew
  • Not Answered

    TPD4E6B06: Footpint unable to extract after running script in altium 0 Locked

    258 views
    3 replies
    Latest over 1 year ago
    by Sebastian Muriel
  • Suggested Answer

    DP83TG720S-Q1: DP83TG720S-Q1 PMA test:Transmitter distortion、PSD and power level test fail 0 Locked

    249 views
    1 reply
    Latest over 1 year ago
    by Evan Su
<>