TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    MSPM0G3519: Classic Filter (mask and compare value based) doesn't working with dedicated message buffer handling 0

    16 views
    0 replies
    Started 23 hours ago
    by Benjamin Kirchner
  • Not Answered

    AM62P: AM62P54 DSI output 0

    73 views
    14 replies
    Latest 1 day ago
    by Divyansh Mittal
  • Suggested Answer

    SN65HVD53: Regarding the relationship between the differential driver output voltage and the differential receiver input voltage of the SN65HVD53DR 0

    26 views
    2 replies
    Latest 1 day ago
    by Ethan Sempsrott
  • Suggested Answer

    AM26LV32: unused channel termination 0

    27 views
    2 replies
    Latest 1 day ago
    by Ethan Sempsrott
  • Suggested Answer

    SN65HVD53: Could you provide the specification for the receiver differential input voltage (VID) of the SN65HVD53DR? 0

    33 views
    2 replies
    Latest 1 day ago
    by Ethan Sempsrott
  • Suggested Answer

    SN65HVD53: Specification of the Differential Output Voltage of the SN65HVD53DR 0

    22 views
    2 replies
    Latest 1 day ago
    by Ethan Sempsrott
  • Suggested Answer

    BQ79600EVM: Your request for access to BQ79600-Q1-EVALUATION has been denied 0

    61 views
    7 replies
    Latest 1 day ago
    by Minhyeok Park
  • Not Answered

    DP83TC813S-Q1: Testing DP83TC813x-Q1 with external loopback 0

    19 views
    0 replies
    Started 1 day ago
    by Benjamin Horton
  • Not Answered

    DP83867IS: Inquiry regarding Ethernet speed degradation issue 0

    194 views
    14 replies
    Latest 1 day ago
    by Gregory Kobyakov
  • Suggested Answer

    DS110DF111: Can DS110DF111 Simultaneously Invert Input and Output Polarity on Channel A? 0

    21 views
    1 reply
    Latest 1 day ago
    by Charles
  • Suggested Answer

    LSF0108: Query regarding the VIH,VIL, VOH and VOL of LSF0108DGSR 0

    57 views
    5 replies
    Latest 1 day ago
    by Jack Guan
  • Suggested Answer

    TPS4816-Q1: schematic check 0

    31 views
    3 replies
    Latest 1 day ago
    by Sarah Raines
  • Suggested Answer

    DS100BR111A: Check for 1080p LVDS capablilty 0

    36 views
    4 replies
    Latest 1 day ago
    by Charles
  • Not Answered

    DP83869HM: Request for Schematic Pre-Check and Ethernet PHY Design Validation – AM2634 + DP83869 0

    174 views
    11 replies
    Latest 1 day ago
    by Gregory Kobyakov
  • Not Answered

    DP83620: Down pulling signal on a pin of DP83620SQE/NOPB 0

    29 views
    3 replies
    Latest 1 day ago
    by Gregory Kobyakov
  • Not Answered

    [FAQ] DP83TC813R-Q1: DP83TC813 reset pin state during power-up 0 Locked

    28 views
    0 replies
    Started 1 day ago
    by Charles
  • Not Answered

    DP83822IF: DP83822IF media converter far end fault propagation 0

    48 views
    6 replies
    Latest 1 day ago
    by Jean-Francois Bilodeau
  • Suggested Answer

    DS90UB984-Q1: DS90UB984 FPDLink Port Swap 0

    46 views
    1 reply
    Latest 1 day ago
    by Cameron Hoholik-Carlson
  • Not Answered

    DP83TC815-Q1: DP83TC815-Q1 Drivers for Enet (FreeRTOS) 0

    54 views
    1 reply
    Latest 1 day ago
    by David Creger
  • Not Answered

    DP83869HM: DP83869HM working at 1000MBps but not working at 100MBps +1

    81 views
    5 replies
    Latest 1 day ago
    by Shane Hauser
<>