TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN65DSI84: Low LVDS clock frequency & PLL lock problem 0 Locked

    766 views
    9 replies
    Latest over 1 year ago
    by Vishesh Pithadiya
  • Not Answered

    TUSB9261: TUSB9261 schematic design guide 0 Locked

    198 views
    2 replies
    Latest over 1 year ago
    by Ryan Kitto
  • Suggested Answer

    TMUXHS4212: Installing protective parts 0 Locked

    200 views
    1 reply
    Latest over 1 year ago
    by Brian Zhou
  • Answered

    SN65LBC173A: Differences 0 Locked

    213 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Suggested Answer

    TCA9548A: Pullup resistors required when TCA9548 used with TXS0102 ? 0 Locked

    735 views
    3 replies
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    DP83822IF: Optical communication through SFP module 0 Locked

    1870 views
    15 replies
    Latest over 1 year ago
    by SANDEEP S
  • Answered

    TCAN1042-Q1: ISO16845 report for TCAN1042-Q1 and TCAN1145-Q1 0 Locked

    262 views
    2 replies
    Latest over 1 year ago
    by Steve Sun
  • Suggested Answer

    TUSB8041: How to control individually downstream ports 0 Locked

    406 views
    8 replies
    Latest over 1 year ago
    by Brian Zhou
  • Not Answered

    TCAN1044AV-Q1: TCAN1044AV-Q1 EMC optimization 0 Locked

    301 views
    3 replies
    Latest over 1 year ago
    by Sean Guo
  • Answered

    TCA9617A: Working Principle 0 Locked

    341 views
    6 replies
    Latest over 1 year ago
    by Lisa Xu
  • Suggested Answer

    DP83867IR: Packet loss 0 Locked

    549 views
    14 replies
    Latest over 1 year ago
    by Alvaro (Al-vuh-roe) Reyes
  • Suggested Answer

    DS90UB928Q-Q1: [0x3B] Adaptive EQ Status 0 Locked

    206 views
    1 reply
    Latest over 1 year ago
    by Hamzeh Jaradat
  • Not Answered

    DP83848I: Power on delay communication 0 Locked

    166 views
    1 reply
    Latest over 1 year ago
    by Alvaro (Al-vuh-roe) Reyes
  • Answered

    DP83867E: Strap resistors of RX_D1/3 at RGMII 0 Locked

    150 views
    1 reply
    Latest over 1 year ago
    by Alvaro (Al-vuh-roe) Reyes
  • Answered

    AM26LS32A: Maximum voltage on 1A/1B port 0 Locked

    313 views
    5 replies
    Latest over 1 year ago
    by Parker Dodson
  • Not Answered

    SN75LVPE5421: PSpice model of SN75LVPE5421RUAR 0 Locked

    177 views
    1 reply
    Latest over 1 year ago
    by Evan Su
  • Answered

    TUSB1142: Design Parameters 0 Locked

    502 views
    7 replies
    Latest over 1 year ago
    by Shane Hauser
  • Suggested Answer

    TFP410: RGB666 to HDMI data mapping and design for pin EDGE/HTPLG 0 Locked

    469 views
    4 replies
    Latest over 1 year ago
    by Vishesh Pithadiya
  • Answered

    DS100KR800EVK: DS100KR800 0 Locked

    241 views
    2 replies
    Latest over 1 year ago
    by Robin V.
  • Suggested Answer

    MAX3232: MAX3232IPWR - Current Consumption 0 Locked

    608 views
    2 replies
    Latest over 1 year ago
    by Parker Dodson
<>