TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DS100KR800: DS100KR800 SMBUS slave mode control register 0 Locked

    178 views
    2 replies
    Latest over 2 years ago
    by Adrian Burr
  • Answered

    SN65HVD78: Cavity/PIND Question 0 Locked

    156 views
    2 replies
    Latest over 2 years ago
    by Clemens Ladisch
  • Answered

    ONET4201PA: Offset cancellation filter capacitance calculation 0 Locked

    182 views
    1 reply
    Latest over 2 years ago
    by Nasser Mohammadi
  • Answered

    TCAN1043-Q1: Layout guidelines for TCAN1043DRQ1 0 Locked

    218 views
    1 reply
    Latest over 2 years ago
    by Eric Schott1
  • Answered

    XIO2001: Power-Down Sequence 0 Locked

    286 views
    7 replies
    Latest over 2 years ago
    by David Waier
  • Answered

    TLIN1431-Q1: why external LDO is used in channel expansion examples 0 Locked

    286 views
    5 replies
    Latest over 2 years ago
    by Eric Hackett
  • Suggested Answer

    AM26LS32AC: IC pulling LDO and Buck ouptput to a lower voltage causing drop in 5V line 0 Locked

    340 views
    12 replies
    Latest over 2 years ago
    by Tyler Townsend
  • Suggested Answer

    TCA6408A: VCCp unpowered while VCCi powered. 0 Locked

    240 views
    1 reply
    Latest over 2 years ago
    by Tyler Townsend
  • Not Answered

    DS90UB921-Q1: DS90UB921-Q1 change display parameter 0 Locked

    166 views
    1 reply
    Latest over 2 years ago
    by Cameron Hoholik-Carlson
  • Not Answered

    TUSB212: the input signal standard of tusb212 0 Locked

    168 views
    1 reply
    Latest over 2 years ago
    by Ryan Kitto
  • Not Answered

    DP83867IR: DP83867IR: 0 Locked

    189 views
    1 reply
    Latest over 2 years ago
    by Rahul
  • Not Answered

    DP83869HM: DP83869HM: Deviation between Rev. 1 and Rev. 3 0 Locked

    212 views
    1 reply
    Latest over 2 years ago
    by Rahul
  • Not Answered

    DP83848K: Connect an Device with the PHy to an PoE Switch 0 Locked

    268 views
    3 replies
    Latest over 2 years ago
    by Rahul
  • Not Answered

    DP83822I: Link Health insight 0 Locked

    126 views
    1 reply
    Latest over 2 years ago
    by Rahul
  • Suggested Answer

    TUSB4041I: Need OTP and EEPROM utility 0 Locked

    163 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65HVD888: Pipeline for SN65HVD888 0 Locked

    182 views
    1 reply
    Latest over 2 years ago
    by Danny Bacic
  • Answered

    DS90UB940N-Q1: DS90UB940NT-Q1 Checksum Issue 0 Locked

    399 views
    3 replies
    Latest over 2 years ago
    by Josh Baik
  • Answered

    SN75DPHY440SS: Inquiry on Re-Timer SN75DPHY440SS I2C Signal Usage 0 Locked

    203 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65DPHY440SS: Bring up issue support for the re-timer 0 Locked

    234 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Answered

    SN75DP126: SN75DP126: input/output interface 0 Locked

    287 views
    6 replies
    Latest over 2 years ago
    by Zach Dryer
<>