TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN65C1168: Transceiver IC powered with two different power supply 0 Locked

    255 views
    3 replies
    Latest over 2 years ago
    by Parker Dodson
  • Suggested Answer

    TCAN1044-Q1: 12V system/ 24V system refer to power railway? Or communication railway? 0 Locked

    266 views
    3 replies
    Latest over 2 years ago
    by Danny Bacic
  • Answered

    THVD1400: Isolation on bus signal of RS485 0 Locked

    671 views
    5 replies
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    TCAN1043A-Q1: Mode Change Characteristics 0 Locked

    167 views
    3 replies
    Latest over 2 years ago
    by Eric Schott1
  • Not Answered

    TCAN4550-Q1: Issue with local wakeup detection 0 Locked

    221 views
    1 reply
    Latest over 2 years ago
    by Jonathan Nerger
  • Answered

    DP83TG720S-Q1: power up timing and reset timing question 0 Locked

    200 views
    1 reply
    Latest over 2 years ago
    by Gokul Koraganji
  • Suggested Answer

    TRS3232E-Q1: Short to 12V unclear 0 Locked

    278 views
    2 replies
    Latest over 2 years ago
    by BOBBY
  • Suggested Answer

    SN75ALS181: Regarding NC pin connection to Vcc/GND 0 Locked

    186 views
    1 reply
    Latest over 2 years ago
    by BOBBY
  • Suggested Answer

    TUSB9261: Load from Host without EEPROM 0 Locked

    465 views
    7 replies
    Latest over 2 years ago
    by Nicholaus_Malone
  • Suggested Answer

    ONET1151L: Digital MONB and MONP resolution 0 Locked

    309 views
    5 replies
    Latest over 2 years ago
    by Nasser Mohammadi
  • Suggested Answer

    ONET1151L: Data Dependent Jitter - Output Termination 0 Locked

    326 views
    4 replies
    Latest over 2 years ago
    by Nasser Mohammadi
  • Suggested Answer

    LMH0303: what kind of role of the inductor play in SDO output chain 0 Locked

    279 views
    3 replies
    Latest over 2 years ago
    by Nasser Mohammadi
  • Answered

    USB-C vs USB3.0 0 Locked

    891 views
    3 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Answered

    SN75179B: About High level output current Driver 0 Locked

    228 views
    2 replies
    Latest over 2 years ago
    by Hide
  • Answered

    SN65DSI86-Q1: SN65DSI86-Q1 : Color tone problem 0 Locked

    320 views
    4 replies
    Latest over 2 years ago
    by Shinji Mada
  • Answered

    TCAN1145-Q1: SPI MODE 0/1/2/3 0 Locked

    314 views
    2 replies
    Latest over 2 years ago
    by Shinji Tsuji
  • Suggested Answer

    DS250DF230: I would like to ask you a question about the recovery clock of ds250df230, as described in the manual below: 0 Locked

    289 views
    1 reply
    Latest over 2 years ago
    by Drew Miller1
  • Not Answered

    DS90UB948-Q1: slurred screen peoblem 0 Locked

    477 views
    1 reply
    Latest over 2 years ago
    by Ben Dattilo
  • Suggested Answer

    DS100BR111: Compatibility with 10GBASE-R protocol? 0 Locked

    706 views
    1 reply
    Latest over 2 years ago
    by Drew Miller1
  • Answered

    DS15BA101: DS15BA101 0 Locked

    292 views
    5 replies
    Latest over 2 years ago
    by Nasser Mohammadi
<>