TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TUSB8043A: Design Check 0 Locked

    285 views
    3 replies
    Latest over 2 years ago
    by Brian Zhou
  • Answered

    TLK10232: Notes on using 1G 0 Locked

    341 views
    11 replies
    Latest over 2 years ago
    by Drew Miller1
  • Answered

    TLK10232: Functionality of Retimer 0 Locked

    575 views
    1 reply
    Latest over 2 years ago
    by Drew Miller1
  • Suggested Answer

    XIO2001: Strange behavior on XIO2001_PNP IBIS Model 0 Locked

    303 views
    1 reply
    Latest over 2 years ago
    by Nicholaus_Malone
  • Suggested Answer

    DS110DF410: version bits. 0 Locked

    193 views
    1 reply
    Latest over 2 years ago
    by Lucas Wolter
  • Discussion

    SN55LVDS31-SP: SN55LVDS31-SP: Function Table 1 still has two G Enables, no Gbar Locked

    182 views
    1 reply
    Latest over 2 years ago
    by Joshua Salinas
  • Answered

    TUSB8041EVM: Request for TUSB8041EVM reference design layout 0 Locked

    463 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65LVDM176: IBIS model for SN65LVDM176 shows delay and glitches 0 Locked

    554 views
    6 replies
    Latest over 2 years ago
    by Joshua Salinas
  • Suggested Answer

    DS250DF230: Application problem 0 Locked

    202 views
    1 reply
    Latest over 2 years ago
    by Rodrigo Natal
  • Answered

    TUSB216-Q1: How can I test with I2C mode? 0 Locked

    304 views
    2 replies
    Latest over 2 years ago
    by Brian Zhou
  • Not Answered

    AM26LV31: Blown outputs (Help needed) 0 Locked

    190 views
    1 reply
    Latest over 2 years ago
    by Parker Dodson
  • Suggested Answer

    PCA9534A: reference design and application note to planning GPIO extender function 0 Locked

    395 views
    8 replies
    Latest over 2 years ago
    by Tyler Townsend
  • Not Answered

    TUSB1310A: Transceiver quality with legacy Intel chipset 0 Locked

    391 views
    11 replies
    Latest over 2 years ago
    by Brian Zhou
  • Not Answered

    TUSB8042A: TUSB8042A fail 0 Locked

    244 views
    3 replies
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    DP83867CS: gM, Drive Level, Rneg, Vpp 0 Locked

    207 views
    2 replies
    Latest over 2 years ago
    by Gokul Koraganji
  • Answered

    TUSB212-Q1: Impact on DP/DM when VCC is not powered 0 Locked

    284 views
    1 reply
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    HD3SS3212-Q1: HD3SS3212RKSRQ1 0 Locked

    506 views
    10 replies
    Latest over 2 years ago
    by Brian Zhou
  • Answered

    SN65DPHY440SS: In a CSI application, is it possible to invert N and P on both sides of the chip except for the clk ? 0 Locked

    410 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65C3223E: SN65C3223E data rate 0 Locked

    203 views
    2 replies
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    THVD1406: About /SHDN pin 0 Locked

    2105 views
    5 replies
    Latest over 2 years ago
    by Hide
<>