TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Processors

Processors

Processors forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] TDA4VM: Enabling POK Modules

    Steve Werner
    Steve Werner
    Part Number: TDA4VM What TDA4VM Power OK (POK) Modules are enabled after reset? Also, how are the individual POK Modules listed in Table 5-1877 of the TDA4VM TRM enabled (please reference screenshot below).
    • Answered
    • over 3 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: Why does my board enter an abort state after running my application for a long time?

    Takuma Fujiwara
    Takuma Fujiwara
    Part Number: TDA4VM Other Parts Discussed in Thread: SYSBIOS I am running my deep learning application on a custom board for a very long time, but after 2 to 48 hours the deep learning application hangs/freezes and enters an abort state while running…
    • Answered
    • over 3 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: Clarification on DMIPS calculation for A72

    Karan Saxena
    Karan Saxena
    Part Number: TDA4VM -1- Are you aware of any threads where calculation of DMIPS for an algorithm is discussed for TDA4VM ? -2- I see in TRM “One dual-core 64-bit Arm Cortex-A72 microprocessor subsystem at up to 2.0 GHz and up to 24K DMIPS” 24K…
    • Answered
    • over 3 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: Maximum pressure or force allowed on package lid of SoC

    kcastille
    kcastille
    Part Number: TDA4VM For the following SoCs: AM57x DRA6x DRA7x DRA8x TDA2x TDA3x TDA4x (And probably any other SoC created by TI, all of which use similar styles of solder balls) FAQ: How much pressure is allowed to be placed onto…
    • over 3 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: Booting MCU2_1 application form SBL

    Parth Nagpal
    Parth Nagpal
    Part Number: TDA4VM Hi, Section “6.3.3.2” of TDA4VM TRM states: “ In split mode, each R5F core works completely independent from the other (asymmetric multi-processing, or AMP). Each core uses its own RAMs and interfaces, with no coherence between…
    • Answered
    • over 3 years ago
    • Processors
    • Processors forum
  • [FAQ] 66AK2H12: UART examples for K2H EVM in DSP core

    Rajarajan Uthayakumar
    Rajarajan Uthayakumar
    Part Number: 66AK2H12 How to run UART examples in TI-RTOS SDK for K2H EVM in CCS?
    • Answered
    • over 3 years ago
    • Processors
    • Processors forum
  • [FAQ] Sitara multicore system design: How to ensure computations occur within a set cycle time?

    Nick Saulnier
    Nick Saulnier
    Part Number: AM6442 I am designing a system with a Sitara multicore device (e.g., AM24x, AM64x, AM65x). The processor needs to complete certain activities within a set cycle time. How do I design my system to make sure that I can meet that cycle time…
    • Answered
    • over 3 years ago
    • Processors
    • Processors forum
  • [FAQ] 66AK2H12: Target configuration in CCS for K2H

    Rajarajan Uthayakumar
    Rajarajan Uthayakumar
    Part Number: 66AK2H12 Other Parts Discussed in Thread: 66AK2H14 , How to create target configuration K2H(66AK2H12, 66AK2H12 and 66AK2H14) EVM in CCS?
    • Answered
    • over 3 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: DRA829/DRA821: How to boot from eMMC boot1 partition

    Keerthy J
    Keerthy J
    Part Number: TDA4VM Other Parts Discussed in Thread: CSD , DRA829 , , DRA821 Typically eMMC boot happens from boot0 partition. Can we boot from boot1 partition of eMMC? If yes how to achieve the boot1 partition booting
    • Answered
    • over 3 years ago
    • Processors
    • Processors forum
  • [FAQ] 66AK2H12: GEL file Loading (DSP and ARM core) in K2H EVM

    Rajarajan Uthayakumar
    Rajarajan Uthayakumar
    Part Number: 66AK2H12 How to load and run GEL file (For DSP and ARM core) in K2H EVM?
    • Answered
    • over 3 years ago
    • Processors
    • Processors forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Threads 197832 Discussions
  • Answered

    TDA4VM: How to run an FFT algorithm on C7X with FFTlib 0 Locked

    1480 views
    84 replies
    Latest 1 month ago
    by Betsy Varughese
  • Answered

    PROCESSOR-SDK-J7200: How to confirm whether the core is in the lock step mode? 0 Locked

    130 views
    4 replies
    Latest 1 month ago
    by dong yang
  • Answered

    J784S4XEVM: Remoteproc Trace Buffer for C7x Cores 0 Locked

    275 views
    11 replies
    Latest 1 month ago
    by Gokhan Ugurel
  • Answered

    AM67A: Does AM67A support four 2MP@30FPS camera streaming & fish eye dewarp simultaneously 0 Locked

    99 views
    3 replies
    Latest 1 month ago
    by Brijesh Jadav
  • Not Answered

    AM625: I2C OD FS BUFFER TYPE 0 Locked

    64 views
    4 replies
    Latest 1 month ago
    by Kallikuppa Sreenivasa
  • Answered

    [FAQ] What is Active Slot bitmask, Data Bitmask, and Transaction Count in MCASP? 0 Locked

    157 views
    1 reply
    Latest 1 month ago
    by Ritapravo Sarker
  • Answered

    TDA4VL-Q1: EB-tresos mail miss 0 Locked

    65 views
    3 replies
    Latest 1 month ago
    by Tarun Mukesh Puvvada
  • Answered

    [FAQ] Not able to return from infinity loop in C7 core by changing the loop variable using CCS 0 Locked

    198 views
    3 replies
    Latest 1 month ago
    by Ritapravo Sarker
  • Not Answered

    TDA4AEN-Q1: Supporting “Early CAN Response” on MCU R5 0 Locked

    73 views
    4 replies
    Latest 1 month ago
    by Tarun Mukesh Puvvada
  • Not Answered

    AM62A7-Q1: TIDSS: BT656 with interlaced mode 0 Locked

    671 views
    47 replies
    Latest 1 month ago
    by Divyansh Mittal
  • Answered

    AM62L-PROCESSOR-SDK: ADIN Phy Detection in U-Boot 0 Locked

    102 views
    5 replies
    Latest 1 month ago
    by Daolin Qiu
  • Not Answered

    AM620-Q1: During the RPMSG communication process, the SOC side occasionally fails to receive data sent from the M4. 0 Locked

    386 views
    17 replies
    Latest 1 month ago
    by Walter Wang
  • Suggested Answer

    AM625: AM625: [Security] [Secure Boot] Boot Flow 0 Locked

    175 views
    3 replies
    Latest 1 month ago
    by Hong Guan64
  • Answered

    AM5728: How to configure default output pin states from u-boot through Linux boot 0 Locked

    138 views
    2 replies
    Latest 1 month ago
    by Jacob Miller
  • Not Answered

    TMS320VC33: demo 0 Locked

    36 views
    1 reply
    Latest 1 month ago
    by Jianzhong Xu
  • Suggested Answer

    J722SXH01EVM: Incomplete documentation for RTOS SDK install 0 Locked

    112 views
    5 replies
    Latest 1 month ago
    by Neehar Sawant
  • Answered

    AM5728:[AM5728] MCSPI1 receives only 0x00 on MISO (SPI1_D1) despite valid waveform observed 0 Locked

    222 views
    12 replies
    Latest 1 month ago
    by Karthikeyan S
  • Answered

    AM68A: DSS configuration for Bt656 interlaced output 0 Locked

    351 views
    21 replies
    Latest 1 month ago
    by Nikolay Nikolov
  • Suggested Answer

    TDA4VM: [edgeai-modelmaker Compile Issue] Invalid Layer Name Error on TiSCAPES2017_driving Model (0% Accuracy) 0 Locked

    409 views
    10 replies
    Latest 1 month ago
    by Christina Kuruvilla
  • Suggested Answer

    AM2754-Q1: C7x Optimized library alignment requirements 0 Locked

    133 views
    3 replies
    Latest 1 month ago
    by Shreyansh Anand
<>