TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] LMK5B33216: Determining impact of supply voltage noise and PSNR specification on output phase noise

    Timothy T
    Timothy T
    Part Number: LMK5B33216 This covers the math to simulate clock output phase noise noise as a result of voltage supply noise using PSNR and then creating a voltage supply noise mask based on your requirements. How to use PSNR data and input voltage…
    • 3 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?)

    Jennifer Bernal
    Jennifer Bernal
    Part Number: LMK5B33216 [DPLL Training Slides] The What-How of TI DPLLs_share, e2e.pdf
    • 3 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] PLLATINUMSIM-SW: PLL Training Material

    Dean Banerjee
    Dean Banerjee
    Part Number: PLLATINUMSIM-SW Attached is a detailed training on PLL Theory PLL Fundamentals Full Training (Public).pdf
    • 3 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] LMK5B33216: How to choose the loop bandwidth for your PLL

    Timothy T
    Timothy T
    Part Number: LMK5B33216 Here's some information on choosing a loop bandwidth for your PLL to optimize noise performance. The presentation starts with some general theory on noise and PLLs, discusses how to pick loop bandwidth for a "PLL/VCO optimized…
    • 3 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 7 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?) 0

    599 views
    1 reply
    Latest 3 months ago
    by Timothy T
  • Not Answered

    LMK01801: Pin Control Mode connection 0

    38 views
    2 replies
    Latest 4 hours ago
    by Kamaryu
  • Not Answered

    LMK5B12204: PLL Lock 0

    696 views
    46 replies
    Latest 5 hours ago
    by YOSHINORI KODAMA
  • Not Answered

    LMK05028: DPLL Reference clock input 0

    23 views
    1 reply
    Latest 5 hours ago
    by Connor Lewis
  • Suggested Answer

    LMK5C33216: Phase noise characteristics 0

    22 views
    1 reply
    Latest 5 hours ago
    by Connor Lewis
  • Not Answered

    LMK5C22212A: Design Query 0

    84 views
    6 replies
    Latest 9 hours ago
    by Jaryd Dukes
  • Suggested Answer

    LMK3H2108: Qualification test report for LMK3H2108A11RKPR 0

    48 views
    2 replies
    Latest 11 hours ago
    by Sandra Saba
  • Not Answered

    LMK5B12204: HISTORY VAILD 0

    37 views
    3 replies
    Latest 11 hours ago
    by Connor Lewis
  • Suggested Answer

    TXB0102: Design Query 0

    92 views
    8 replies
    Latest 12 hours ago
    by Jack Guan
  • Suggested Answer

    TLC555: Frequency Behavior Differences 0

    22 views
    1 reply
    Latest 12 hours ago
    by Ron Michallick
  • Suggested Answer

    LMK03318: LMK03318 sequence for I2C program externall to work EEPROM 0

    13 views
    1 reply
    Latest 13 hours ago
    by Sandra Saba
  • Not Answered

    MSP430FR2476: Clock System ISR Test 0

    26 views
    1 reply
    Latest 18 hours ago
    by Janz Bai
  • Not Answered

    CDC6CEVM: Filter the VDD of BAW Oscillator 0

    14 views
    0 replies
    Started 20 hours ago
    by d_zero
  • Not Answered

    LMK03318: LMK03318 I2C function EEPROM write FAIL and PLL not Lock 0

    39 views
    2 replies
    Latest 22 hours ago
    by swathi sornala
  • Suggested Answer

    CODELOADER: Guidance on LMX2592 8 GHz Configuration with VCO Doubler for PA Input on TICS pro 0

    70 views
    5 replies
    Latest 1 day ago
    by Noel Fung
  • Answered

    CDCE6214: Connecting a sing-ended clipped sinewave to reference clock input (differential buffer enabled) 0

    132 views
    8 replies
    Latest 1 day ago
    by DanS
  • Suggested Answer

    LMX2594: Chirp waveform Generation at 300 MHz 0

    55 views
    3 replies
    Latest 1 day ago
    by Noel Fung
  • Answered

    LMK1D1208: LMK1D1208 output voltage swing differential 0

    27 views
    1 reply
    Latest 1 day ago
    by Michael Srinivasan
  • Suggested Answer

    CDCLVP1204: Clocking Clarification regrading CDCLVP1204 device 0

    21 views
    1 reply
    Latest 1 day ago
    by vicente flores prado
  • Not Answered

    TLC555CALC: PSPICE Model for SE555DR 0

    20 views
    1 reply
    Latest 1 day ago
    by Ron Michallick
>