TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    LMK04808 can not lock 0 Locked

    454 views
    1 reply
    Latest over 10 years ago
    by Alan O
  • Answered

    CDCLVP1204 - thermal resistance (theta_jc) 0 Locked

    473 views
    2 replies
    Latest over 10 years ago
    by Hiroshi Katsunaga
  • Answered

    LMK04000 unused output termination scheme 0 Locked

    646 views
    1 reply
    Latest over 10 years ago
    by Gabe Ayala
  • Answered

    A question about CDCLVD1216. 0 Locked

    505 views
    1 reply
    Latest over 10 years ago
    by Alan O
  • Answered

    CDCM9102 3.3V noise filter problem 0 Locked

    1425 views
    3 replies
    Latest over 10 years ago
    by Arvind Sridhar
  • Not Answered

    lmk04033 shematic issues 0 Locked

    437 views
    2 replies
    Latest over 10 years ago
    by Edward_edward
  • Answered

    How to improvment the slew rate 0 Locked

    2365 views
    8 replies
    Latest over 10 years ago
    by Kwuo Peter
  • Suggested Answer

    LMX2581 Fastlock function 0 Locked

    917 views
    9 replies
    Latest over 10 years ago
    by Dean Banerjee
  • Answered

    CDCVF25081 vs IDT2309 0 Locked

    531 views
    4 replies
    Latest over 10 years ago
    by Takumi Suzuki1
  • Answered

    LMK04826 / SYSREF to Device Clock Alignment 0 Locked

    583 views
    1 reply
    Latest over 10 years ago
    by Brian Wang
  • Answered

    How to change GPIO PORT CLK = CPU1 CLK. 0 Locked

    327 views
    1 reply
    Latest over 10 years ago
    by Arvind Sridhar
  • Answered

    CDCM7005 Feedback/Reference Phase Delay Doubts 0 Locked

    508 views
    3 replies
    Latest over 10 years ago
    by Gabe Ayala
  • Not Answered

    CDCE62005 Power Optimization 0 Locked

    474 views
    4 replies
    Latest over 10 years ago
    by Gabe Ayala
  • Not Answered

    Crystal oscillator and setups for CDCM61001 0 Locked

    428 views
    1 reply
    Latest over 10 years ago
    by Po Yuan Chen
  • Answered

    About a case when CLKIN of CDCVF25081 disconnect suddenly. 0 Locked

    415 views
    1 reply
    Latest over 10 years ago
    by Siva RaghuRam
  • Answered

    REGARDING CDCM6208 LOOP FILTER COMPONENTS 0 Locked

    273 views
    1 reply
    Latest over 10 years ago
    by Gabe Ayala
  • Suggested Answer

    CDCE925 Software Issue 0 Locked

    1559 views
    12 replies
    Latest over 10 years ago
    by Marco Panzanella
  • Not Answered

    LMK04808 dual PLL 0-delay external VCO mode 0 Locked

    525 views
    2 replies
    Latest over 10 years ago
    by Matteo Targa1
  • Answered

    CDCE62002 VBB external capacitor 0 Locked

    495 views
    2 replies
    Latest over 10 years ago
    by Toshi
  • Answered

    LMK04828 PLL2 doesn't lock 0 Locked

    3121 views
    9 replies
    Latest over 10 years ago
    by ibrahim topal
<>