TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    How to do both clock buffering and voltage shifting in a single buffer? 0 Locked

    1406 views
    4 replies
    Latest over 13 years ago
    by CodeWarrior1241
  • Answered

    How to generate fine frequency tunning (shift) in LMK04XXX or CDCEXXXX? 0 Locked

    490 views
    5 replies
    Latest over 13 years ago
    by Fritz
  • Not Answered

    LMK03806 0 Locked

    284 views
    5 replies
    Latest over 13 years ago
    by Jonathan Kolbrak
  • Answered

    BQ32000 Using a different crystal 0 Locked

    711 views
    2 replies
    Latest over 13 years ago
    by Ryan Kehr
  • Not Answered

    CDCE949 programming with FT2232H 0 Locked

    483 views
    1 reply
    Latest over 13 years ago
    by Leandro_z
  • Answered

    LMK04002B EVAL ERROR in input frequency 0 Locked

    363 views
    2 replies
    Latest over 13 years ago
    by fernando henrique cardoso
  • Not Answered

    CDCLVD1204/1208 part to part skew vs temperature 0 Locked

    303 views
    2 replies
    Latest over 13 years ago
    by Fritz
  • Answered

    synchronizing CDCE72010 dividers across a large system 0 Locked

    710 views
    8 replies
    Latest over 13 years ago
    by David Burton
  • Not Answered

    CDCE72010 GUI suggestions 0 Locked

    487 views
    3 replies
    Latest over 13 years ago
    by David Burton
  • Not Answered

    CDCE72010 reset input to clock phase sync requirements 0 Locked

    358 views
    2 replies
    Latest over 13 years ago
    by David Burton
  • Not Answered

    CDC3RL02, How to disable VLDO output pin if it is not needed, unused? 0 Locked

    419 views
    3 replies
    Latest over 13 years ago
    by Jim Le
  • Suggested Answer

    SPI_CLK input slew rate for CDCE62002, CDCE62005 0 Locked

    450 views
    1 reply
    Latest over 13 years ago
    by Fritz
  • Answered

    Loading CDCE72010 EEPROM using the power down input pin 0 Locked

    307 views
    2 replies
    Latest over 13 years ago
    by David Burton
  • Not Answered

    CDCE72010 LVCMOS driving capability 0 Locked

    366 views
    4 replies
    Latest over 13 years ago
    by Diogo Ribeiro
  • Answered

    CDCM7005RGZT Reference Clock sine wave to Square wave conversion 0 Locked

    3509 views
    5 replies
    Latest over 13 years ago
    by kiruba sankar
  • Not Answered

    LMH1983 Auto Format Detection 0 Locked

    599 views
    5 replies
    Latest over 13 years ago
    by Mark Sauerwald88474
  • Not Answered

    Problem in TI clock pro software 0 Locked

    492 views
    1 reply
    Latest over 13 years ago
    by mapefer3
  • Answered

    LMK03033C - Codeloader 0 Locked

    1047 views
    4 replies
    Latest over 13 years ago
    by stephlaulau
  • Not Answered

    LM96570 SPI transactions clock edge appears to be wrong in the data sheet. 0 Locked

    484 views
    3 replies
    Latest over 13 years ago
    by Alexander Pakosta
  • Not Answered

    CDCE72010 GUI and Y9 output problem 0 Locked

    835 views
    8 replies
    Latest over 13 years ago
    by David Burton
<>