TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select the crystal's ppm specification for an Ethernet system?

    Vikram Sharma
    Vikram Sharma
    Other Parts Discussed in Thread: DP83TC811 Ethernet data travels effectively from one MAC to another MAC with two Ethernet PHYs in between. Each of these 4 ICs can have their own reference clocks and crystal attached to each is the usual source of this…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867IR: DP83867 digital loopback fail, how to set MII and PCS loopback

    Richard Yang1
    Richard Yang1
    Part Number: DP83867IR Hi Team: Customer side need our help to find the root cause of DP83867 Communication failure issue from one failed board . could you please help to take a look at the attached , customer need to know How to enable MII and PCS…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TLK105 and Android 0 Locked

    448 views
    2 replies
    Latest over 12 years ago
    by Patrick OFarrell
  • Answered

    TLK100 ALCD 0 Locked

    606 views
    2 replies
    Latest over 12 years ago
    by Patrick OFarrell
  • Answered

    Is the DP83848 compatible with a 2.5V MAC? 0 Locked

    1290 views
    4 replies
    Latest over 12 years ago
    by Patrick OFarrell
  • Not Answered

    Do you know How to stop seding abnormal packet by TLK110 itself? 0 Locked

    335 views
    1 reply
    Latest over 12 years ago
    by Patrick OFarrell
  • Not Answered

    60Mhz 120Mbit/s (data on both clock edges) LVDS board (FR4) to board signal conditioning question. 0 Locked

    736 views
    3 replies
    Latest over 12 years ago
    by Mark Sauerwald88474
  • Not Answered

    High-speed SerDes with functional earth shielding <=> poor supply burst immunity? 0 Locked

    661 views
    2 replies
    Latest over 12 years ago
    by Diego Cortes
  • Answered

    DDR3 Probing help 0 Locked

    241 views
    1 reply
    Latest over 12 years ago
    by Michael Peffers
  • Not Answered

    TFP401APZP Orcad symbol 0 Locked

    443 views
    2 replies
    Latest over 12 years ago
    by Elias Villegas M.
  • Not Answered

    Deserializer for multidrop STP Cable ~1Gbit/s (DS92LV2412 possible?) 0 Locked

    440 views
    2 replies
    Latest over 12 years ago
    by Tobias P
  • Not Answered

    Question of LMH0030 Jitter 0 Locked

    451 views
    1 reply
    Latest over 12 years ago
    by Mark Sauerwald88474
  • Answered

    ISO3088 RS-485 Transceiver - 3.3V Logic Interface, LOW level at 2.8V instead of GND 0 Locked

    771 views
    3 replies
    Latest over 12 years ago
    by John Griffith
  • Answered

    SN65HVD252 Mis-wiring Protection 0 Locked

    1540 views
    4 replies
    Latest over 12 years ago
    by John Griffith
  • Not Answered

    Plans for DDR4 0 Locked

    337 views
    3 replies
    Latest over 12 years ago
    by Leandro_z
  • Answered

    TLK110 crossover necessary 0 Locked

    478 views
    3 replies
    Latest over 12 years ago
    by A. Guercan
  • Answered

    What to do with unused pins for AM26C31 & AM26C32. 0 Locked

    1409 views
    2 replies
    Latest over 12 years ago
    by takishin
  • Answered

    LMH0340 TXCLK AC timing 0 Locked

    374 views
    2 replies
    Latest over 12 years ago
    by Kikuo Mita
  • Answered

    auto negotiation complete bit on dp83848t 0 Locked

    543 views
    4 replies
    Latest over 12 years ago
    by Patrick OFarrell
  • Answered

    DP83620 PHYter trying to turn off Far End Fault lockout - in 100FX mode 0 Locked

    1588 views
    3 replies
    Latest over 12 years ago
    by Patrick OFarrell
  • Answered

    DP83848 link status . 0 Locked

    3071 views
    4 replies
    Latest over 12 years ago
    by Patrick OFarrell
  • Answered

    DP83848 link status bit reading 0 Locked

    3421 views
    2 replies
    Latest over 12 years ago
    by Patrick OFarrell
<>