TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83869HM: SGMII Output Differential Voltage Clarification

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83869HM The SGMII Output spec is slightly ambiguous, the purpose of this FAQ is to clear up the terminology. Our data sheet has the following spec: SGMII OUTPUT Min Typ Max Unit Output Differential Voltage …
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to Confirm Ethernet PHY Strapping

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Our Ethernet PHYs have Hardware Bootstraps that allow the PHY to be configured without the need for register access and also set the PHY ID. Either one of these being mismatched can cause issues, e.g. PHY is configured…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83826I: How do I debug a PHY issue within an EtherCAT network?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83826I 3644.How to debug PHY level issues in EtherCAT networks.pdf
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] 10base-T and 10 base-Te difference

    Hillman Lin
    Hillman Lin
    What is the difference between 10Base-T and 10Base-Te?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E-EVM: How to use ping and iperf between two PCs through 510EVM Link?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83TD510E-EVM ping&iperf_510.ppt
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83826E: How does pin 29 on DP83826 act depending on strap mode?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83826E DP83826 in Enhanced mode has a pin which is GPIO, pin 29. This pin can be an LED or can be used as CRS. When PHY is set in RMII mode, this pin can be reprogrammed to be LED or CRS. When MII is strapped, this pin is forced to be CRS…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: How to use RMII repeater mode in DP83822?

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I Could someone guide me on how to use DP83822 for RMII repeater mode?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN65LV1224B: Unstable LOCK signal despite quality signals 0 Locked

    772 views
    5 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    DS90UB960-Q1: DS90UB960-Q1 : How to do Power Over Coaxial (PoC) 0 Locked

    432 views
    1 reply
    Latest over 3 years ago
    by Logan Cummins
  • Suggested Answer

    DS90UB960-Q1: how to do Power Over Coax circuit simulation/check 0 Locked

    277 views
    3 replies
    Latest over 3 years ago
    by Logan Cummins
  • Suggested Answer

    DS125DF410: Link up and down issue of DS125DF410SQ 0 Locked

    761 views
    10 replies
    Latest over 3 years ago
    by Drew Miller1
  • Suggested Answer

    SN65HVD12: SN65HVD12 fake ? 0 Locked

    416 views
    1 reply
    Latest over 3 years ago
    by Parker Dodson
  • Not Answered

    TLK10031: TLK10031_LINK_ISSUES 0 Locked

    256 views
    2 replies
    Latest over 3 years ago
    by Rodrigo Natal
  • Suggested Answer

    DS34LV86T: Are external termination resistors required across receiver input pins? 0 Locked

    534 views
    2 replies
    Latest over 3 years ago
    by Parker Dodson
  • Suggested Answer

    Galvanic Isolation of 3G-SDI video signal 0 Locked

    669 views
    1 reply
    Latest over 3 years ago
    by Andrew J
  • Answered

    [FAQ] How can I ensure a successful PCIe Gen5 design? 0 Locked

    2164 views
    1 reply
    Latest over 3 years ago
    by Nicholaus_Malone
  • Answered

    SN65DSI83-Q1: DSI Tuner - JAVA installation problems 0 Locked

    1088 views
    1 reply
    Latest over 3 years ago
    by Carl Van Wormer
  • Answered

    DS90UB935-Q1: Question about DS90UB935-Q1 and DS90UB954-Q1 0 Locked

    783 views
    9 replies
    Latest over 3 years ago
    by Justin Phan
  • Suggested Answer

    SN65DP159: SN65DP159 application query 0 Locked

    303 views
    1 reply
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    DS90UB964-Q1: spec check 0 Locked

    146 views
    2 replies
    Latest over 3 years ago
    by GARETH OU
  • Suggested Answer

    DP83822I: Unable to connect normally 0 Locked

    509 views
    7 replies
    Latest over 3 years ago
    by Gokul Koraganji
  • Suggested Answer

    TPD2S703-Q1: over current, short to GND 0 Locked

    257 views
    2 replies
    Latest over 3 years ago
    by Kuno Wu
  • Suggested Answer

    TMDS181: TDMS channel not working. 0 Locked

    475 views
    3 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TLK10022: How to set register to achieve input in LS and output in LS without via HS 0 Locked

    314 views
    1 reply
    Latest over 3 years ago
    by Drew Miller1
  • Answered

    DS90UB941AS-Q1: Asymmetric Splitting function 0 Locked

    672 views
    10 replies
    Latest over 3 years ago
    by William Yi
  • Not Answered

    DP83869HM: SGMII configured as serdes protocol but fail to Ping 0 Locked

    296 views
    5 replies
    Latest over 3 years ago
    by David Creger
  • Suggested Answer

    SN65MLVD201: For M-LVDS Failsafe Biasing Application 0 Locked

    690 views
    3 replies
    Latest over 3 years ago
    by Michael Ikwuyum
<>