TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UB953-Q1: Request for Artwork Review 0 Locked

    227 views
    5 replies
    Latest over 3 years ago
    by Nicholas Darash
  • Suggested Answer

    DS125BR820: 10G KR 0 Locked

    208 views
    1 reply
    Latest over 3 years ago
    by Nasser Mohammadi
  • Answered

    XIO2001: Why does NOT "PNP package" have the digital GND? 0 Locked

    206 views
    1 reply
    Latest over 3 years ago
    by Nasser Mohammadi
  • Answered

    TPS25772Q1EVM: I2C Commands/Register(Software) Documentation 0 Locked

    448 views
    6 replies
    Latest over 3 years ago
    by Jianhua Liu
  • Answered

    DS160PR810: PCIe x1 und x2 Bus Width Support 0 Locked

    244 views
    1 reply
    Latest over 3 years ago
    by David Creger
  • Answered

    DS90UB954-Q1: If only RIN0 is used but not RIN1, can RIN1 be floating? 0 Locked

    189 views
    3 replies
    Latest over 3 years ago
    by Shruti More
  • Suggested Answer

    TIC10024-Q1: Application issue with TIC10024-Q1 0 Locked

    274 views
    2 replies
    Latest over 3 years ago
    by Danny Bacic
  • Not Answered

    TUSB2077A: USB 1.0 speeds on downstream ports 0 Locked

    450 views
    3 replies
    Latest over 3 years ago
    by JMMN
  • Not Answered

    TVP7002: Product replacement requirement 0 Locked

    153 views
    1 reply
    Latest over 3 years ago
    by Ralph Jacobi
  • Not Answered

    DS90UB953-Q1: Low temperature problems 0 Locked

    188 views
    1 reply
    Latest over 3 years ago
    by Nicholas Darash
  • Suggested Answer

    DS90UB954-Q1: the POC power source Filter selection ? 0 Locked

    177 views
    1 reply
    Latest over 3 years ago
    by Nicholas Darash
  • Not Answered

    DP83869HM: The zynq7020 FMC board made by DP83869HM cannot be used 0 Locked

    1209 views
    15 replies
    Latest over 3 years ago
    by Gerome Cacho
  • Suggested Answer

    DS250DF810EVM: connector and cable 0 Locked

    239 views
    1 reply
    Latest over 3 years ago
    by Drew Miller1
  • Answered

    SN65LVCP114EVM: Runtime Engine Version of GUI Installer 0 Locked

    309 views
    5 replies
    Latest over 3 years ago
    by Drew Miller1
  • Answered

    TPD4E1U06: Battery powered device: Where to dissipate to? 0 Locked

    261 views
    1 reply
    Latest over 3 years ago
    by Matt Smith
  • Answered

    HD3SS3220: Question about connection of receptacle 0 Locked

    174 views
    3 replies
    Latest over 3 years ago
    by Brian Zhou
  • Suggested Answer

    HD3SS215: LVDS MUX 0 Locked

    215 views
    1 reply
    Latest over 3 years ago
    by Brian Zhou
  • Answered

    TCAN1044-Q1: TCAN1044-Q1 and TCAN1044V-Q1 0 Locked

    472 views
    2 replies
    Latest over 3 years ago
    by Rogers Chen
  • Suggested Answer

    SN65DSI85: Optimization of 0x28 CHA_SYNC_DELAY_LOW setting 0 Locked

    1278 views
    27 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TDP142: 8k 60hz 0 Locked

    187 views
    3 replies
    Latest over 3 years ago
    by David (ASIC) Liu
<>