TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    DP83869EVM: RGMII Test - Connected a Pair of DP83869EVM boards back to back 0 Locked

    462 views
    20 replies
    Latest 5 months ago
    by Shane Hauser
  • Suggested Answer

    TLIN1431-Q1: Safety mechanisms to increase Single Point Fault Metric to > 90% 0 Locked

    128 views
    1 reply
    Latest 5 months ago
    by Sean Guo
  • Suggested Answer

    TLIN1431-Q1: pullup on PIN/nCS needs to be 500k? or 10k? 0 Locked

    142 views
    3 replies
    Latest 5 months ago
    by Sean Guo
  • Suggested Answer

    DP83822I: Register configuration in the case of MII 0 Locked

    110 views
    1 reply
    Latest 5 months ago
    by Evan Mayhew
  • Suggested Answer

    SN65MLVD206B: About input during power-off 0 Locked

    265 views
    7 replies
    Latest 5 months ago
    by Jack Campbell
  • Not Answered

    DS90UB960-Q1: A bunch of errors such as BCC_CRC_ERR, LOCK_STS_CHG, and BCC_SEQ_ERROR have been reported. 0 Locked

    274 views
    8 replies
    Latest 5 months ago
    by Justin Phan
  • Not Answered

    TMUXHS4212: TMUXHS4212RKSR : Mux details 0 Locked

    97 views
    1 reply
    Latest 5 months ago
    by Nir Gilgur
  • Not Answered

    SN65DSI83-Q1: SN65DSI83-Q1 0 Locked

    224 views
    1 reply
    Latest 5 months ago
    by Ikram Haque
  • Answered

    TCAN1051HGV: Impact of Glitch on BUS CAN 0 Locked

    139 views
    1 reply
    Latest 5 months ago
    by Michael Ikwuyum
  • Not Answered

    TPLD801: tpld801 is not properly recognized 0 Locked

    114 views
    1 reply
    Latest 5 months ago
    by Owen Westfall
  • Answered

    SN74AVC16T245: Channel to channel skew 0 Locked

    123 views
    2 replies
    Latest 5 months ago
    by Joshua Salinas
  • Not Answered

    TCAN1057A-Q1: EMC Performance difference with TCAN104x 0 Locked

    103 views
    1 reply
    Latest 5 months ago
    by Eric Schott1
  • Suggested Answer

    TCAN1145-Q1: TX pin GND connection to disable TX function in CAN tranceiver 0 Locked

    225 views
    1 reply
    Latest 5 months ago
    by Eric Schott1
  • Suggested Answer

    TCAN1145-Q1: Support for selective wakeup implementation in CAN FD config for TCAN1145 0 Locked

    182 views
    1 reply
    Latest 5 months ago
    by Eric Schott1
  • Not Answered

    TDP0604: TDP0604 Implementation Support 0 Locked

    309 views
    8 replies
    Latest 5 months ago
    by J
  • Answered

    THVD1400: Impact of internal pull-up/pull-down on shorted Re/De inputs 0 Locked

    701 views
    7 replies
    Latest 5 months ago
    by Nitish Patel
  • Suggested Answer

    SN65HVD1780: RS485 communication 0 Locked

    172 views
    2 replies
    Latest 5 months ago
    by sankar itraju
  • Suggested Answer

    TDP1204: DP++ dual mode 0 Locked

    187 views
    3 replies
    Latest 5 months ago
    by David (ASIC) Liu
  • Answered

    DP83867IS: Problem : different “debugging methods” applied different initialization settings 0 Locked

    277 views
    4 replies
    Latest 5 months ago
    by Yuuichi Asano
  • Not Answered

    DP83TC812R-Q1: Ethernet Switch Issues - Configuring for Open Alliance Specification 0 Locked

    251 views
    5 replies
    Latest 5 months ago
    by David Creger
<>