Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Part Number: DS90UB913A-Q1
I just wanted to confirm that a 913/933 pair can be used for 8 bit YUV-8 data format.
I figure we can just run in 10 bit mode and only connect DIN[0:7] and leave the rest open. Let me know if there there are any …
Part Number: TLIN1024-Q1
I am new to LIN transceiver and have a question on the data rate that TLIN device supports.
I found the description in the datasheet that " The LIN receiver supports data rates up to 100 kbps for faster in-line…
Part Number: DS90UB940-Q1EVM Other Parts Discussed in Thread: DS90UH940N-Q1
When debugging the ds90ub940 chip, we encountered the following problems. Please help us:
1. Using ds90ub940 official development board and Ti analog launchpad software
Part Number: TPS65987D
What is the new USB PD 3.1 spec enabling up to 240W?
When is the 240W version of the USB PD 3.1 spec available?
What kinds of products are expected to take advantage of higher power levels up to 240W?
I have products in the current…
Part Number: DP83869HM
Time Sensitive Networking (TSN) is bouquet of IEEE standards defined to converge the various priority traffic on the same network. Most of the standards have implications on MAC however these standards have two requirements on Ethernet…
Part Number: DS90UB940N-Q1 Hi team,
my customer is asking if 940N has any kind of status register or error flag for MIPI CSI for diagnotics.
actually customer hopes to check line time and total line by register of CSI output.
does 940N has such a registers…
Part Number: DS90UB941AS-Q1 Hi Team,
My customer will use 2:2 independent mode with output DSI_PORT_SEL option.
So DSI port 0 would be output to Link lane 1 and DSI port1 would be output to Link lane0.
And T_skip setting should be set on each port respectively…