TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UB964-Q1: Do we have some suitable solution can achieve a lot of LVDS input, and then with a serdes to transmit to other side with long line? 0 Locked

    396 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    Solution for NIC with PCie & SerDes Interface 0 Locked

    884 views
    4 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DS90UB934-Q1: question about pin 43 (MIPI_SEL) 0 Locked

    500 views
    3 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Answered

    SN6505A: Can SN6505A be used with VIN 3.3V and 5V transformer center tap ? 0 Locked

    715 views
    4 replies
    Latest over 7 years ago
    by Kazuya Nakai59
  • Suggested Answer

    DS90UB954-Q1: 16bit register address for I2C 0 Locked

    2512 views
    1 reply
    Latest over 7 years ago
    by Vishy Viswanathan
  • Suggested Answer

    DS90UB953-Q1: How to 0 Locked

    280 views
    2 replies
    Latest over 7 years ago
    by user5013697
  • Answered

    TCA9517: About behavior at VCCA and VCCB=0V 0 Locked

    724 views
    5 replies
    Latest over 7 years ago
    by Hide
  • Suggested Answer

    THVD1500: Behavior when EN is from disable to enable 0 Locked

    439 views
    1 reply
    Latest over 7 years ago
    by Hao L
  • Answered

    TPS65986: binary file (.bin) created by TPS6598x Configuration Tool 0 Locked

    324 views
    1 reply
    Latest over 7 years ago
    by Adam Mc Gaffin
  • Suggested Answer

    DS125DF410: Polarity configuraiton 0 Locked

    306 views
    1 reply
    Latest over 7 years ago
    by Michael Lu (Santa Clara)
  • Suggested Answer

    DS90UB934-Q1EVM: DS90UB934/33-Q1: How to get started without an imager? 0 Locked

    549 views
    1 reply
    Latest over 7 years ago
    by Palaniappan Manickam
  • Answered

    TPS65986: v. TPS65981 differences 0 Locked

    404 views
    1 reply
    Latest over 7 years ago
    by Adam Mc Gaffin
  • Suggested Answer

    DS90UB954-Q1: Selection of synchronous clock mode for single camera 0 Locked

    419 views
    1 reply
    Latest over 7 years ago
    by Palaniappan Manickam
  • Suggested Answer

    PCA9548A: Understanding functionality of PCA9548A 0 Locked

    2995 views
    5 replies
    Latest over 7 years ago
    by Miguel Robertson
  • Answered

    PCA9306: start up time after device is enabled 0 Locked

    254 views
    1 reply
    Latest over 7 years ago
    by fhoude
  • Answered

    TPS65986: 150uF electrolytic capacitor at PP_5V0 (PP_CABLE) 0 Locked

    655 views
    1 reply
    Latest over 7 years ago
    by Adam Mc Gaffin
  • Answered

    SN75LVPE802: about PCIe Reference Schematic 0 Locked

    2488 views
    3 replies
    Latest over 7 years ago
    by Lee Sledjeski
  • Answered

    RTOS/DS90UB954-Q1EVM: ALP giving mismatch information 0 Locked

    446 views
    1 reply
    Latest over 7 years ago
    by Jonathan Nguyen
  • Answered

    Compiler/SN65HVD09: Provide the IBIS model. 0 Locked

    477 views
    2 replies
    Latest over 7 years ago
    by Vilas Kumar
  • Answered

    TCAN1042-Q1: About internal pull-up value of TXD 0 Locked

    528 views
    1 reply
    Latest over 7 years ago
    by Max Megee
<>