TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN65LVDS386EVM: P1 and P3 Header pinouts 0 Locked

    1650 views
    7 replies
    Latest over 8 years ago
    by HA
  • Answered

    TIDA-00333: Modbus architecture and synchronisation 0 Locked

    1641 views
    6 replies
    Latest over 8 years ago
    by ömer yaman
  • Answered

    TUSB212: Is DC boost effective if HS eye diagram is ideal? 0 Locked

    807 views
    3 replies
    Latest over 8 years ago
    by Diego Cortes
  • Answered

    BQ24392: BQ24392 / Prevent detection error at slow plug-in event 0 Locked

    786 views
    3 replies
    Latest over 8 years ago
    by Jorge Llamas (SWAT)
  • Answered

    SN65LVDM176: Pulse skew 0 Locked

    961 views
    3 replies
    Latest over 8 years ago
    by HA
  • Suggested Answer

    SN75178B: RS-485 based uni-directional star / repeater design 0 Locked

    1558 views
    3 replies
    Latest over 8 years ago
    by Hao L
  • Suggested Answer

    SN65HVD35: Bus protection 0 Locked

    1255 views
    1 reply
    Latest over 8 years ago
    by Hao L
  • Suggested Answer

    PCA9306: Relation graph for Vin and Vout 0 Locked

    2506 views
    6 replies
    Latest over 8 years ago
    by Eric Hackett
  • Answered

    TPS65982: Support of charge through audio as a UFP 0 Locked

    784 views
    3 replies
    Latest over 8 years ago
    by Eric Beljaars
  • Suggested Answer

    DS125DF1610: System Structure 0 Locked

    656 views
    1 reply
    Latest over 8 years ago
    by Rodrigo Natal
  • Answered

    LMH1983: 0x20 Input Format on the datasheet P30 0 Locked

    642 views
    1 reply
    Latest over 8 years ago
    by Lane Boyd
  • Not Answered

    DS125RT410: ds125df410.ibs Parse ISSUE 0 Locked

    622 views
    1 reply
    Latest over 8 years ago
    by Michael Lu (Santa Clara)
  • Suggested Answer

    TUSB321: Slow insertion of type C connector leads to wrong orientation detection 0 Locked

    1860 views
    7 replies
    Latest over 8 years ago
    by Luis Omar Moran
  • Answered

    SN75DP130: About VDDD typ voltage of SN75DP130DS 0 Locked

    808 views
    3 replies
    Latest over 8 years ago
    by Francisco Javier Zamudio
  • Suggested Answer

    TLK10232: Question 0 Locked

    876 views
    3 replies
    Latest over 8 years ago
    by Luis Omar Moran
  • Suggested Answer

    MAX3243: Logic input/output level 0 Locked

    1906 views
    1 reply
    Latest over 8 years ago
    by Miguel Robertson
  • Suggested Answer

    SN65DSI84-Q1: Initialization sequence 0 Locked

    939 views
    3 replies
    Latest over 8 years ago
    by Joel Jimenez0
  • Answered

    TPS65981: Hard reset trigger when device stays powered 0 Locked

    633 views
    2 replies
    Latest over 8 years ago
    by Saqib Mohammad
  • Not Answered

    DS100DF410: work with default settings 0 Locked

    1840 views
    9 replies
    Latest over 8 years ago
    by Eduard Ziganshin
  • Answered

    TCA6424A: After reset 0 Locked

    637 views
    1 reply
    Latest over 8 years ago
    by Miguel Robertson
<>