TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TCA9548A / I2C standard 0 Locked

    1107 views
    2 replies
    Latest over 9 years ago
    by Patrick Taling
  • Answered

    TMDS181: Register information 0 Locked

    1072 views
    2 replies
    Latest over 9 years ago
    by Kikuo Mita
  • Answered

    SN75113: how to connect the SN75113 device 0 Locked

    1482 views
    2 replies
    Latest over 9 years ago
    by Camille Francois
  • Not Answered

    Linux/TPD12S016: HDMI ESD CHIP-DDC EDID read Error 0 Locked

    4716 views
    7 replies
    Latest over 9 years ago
    by Cameron Phillips
  • Answered

    DP83822I: Packet latency timings 0 Locked

    1385 views
    5 replies
    Latest over 9 years ago
    by takishin
  • Not Answered

    DS90UB927Q-Q1: DS90UB927/928 can't lock when using GPIO[3:0] 0 Locked

    1662 views
    2 replies
    Latest over 9 years ago
    by Liam Keese
  • Suggested Answer

    TPS65982: Alternate Mode Entry register (0x38) order is ignored in actual traffic 0 Locked

    1543 views
    7 replies
    Latest over 9 years ago
    by WST
  • Answered

    DS90UB926Q-Q1: LOCK failed with ds90ub921 0 Locked

    576 views
    1 reply
    Latest over 9 years ago
    by Liam Keese
  • Answered

    DS90UH926Q-Q1: Empty register 0 Locked

    877 views
    2 replies
    Latest over 9 years ago
    by Liam Keese
  • Not Answered

    DP83865: What PHYTER is best suited for Extending reach of Optical gigabit Ethernet? 0 Locked

    669 views
    1 reply
    Latest over 9 years ago
    by Ross Pimentel
  • Not Answered

    DP83867IR: 10/100BASE-T Ethernet bus on backplane without hub/swithc 0 Locked

    717 views
    1 reply
    Latest over 9 years ago
    by Ross Pimentel
  • Not Answered

    DP83848C: Asking for how to generate the test pattern on DP83848 0 Locked

    993 views
    2 replies
    Latest over 9 years ago
    by Ross Pimentel
  • Not Answered

    SN75437A: SN75437 have SMD package? 0 Locked

    670 views
    1 reply
    Latest over 9 years ago
    by Nicholas Carley
  • Answered

    Using USB 3.0 with a USB C receptacle/cable 0 Locked

    3586 views
    3 replies
    Latest over 9 years ago
    by Juan Ocampo
  • Answered

    TPS65982: About TPS65982 OCP Detect Question 0 Locked

    707 views
    3 replies
    Latest over 9 years ago
    by Kuo Duke
  • Answered

    SN65C3222E: Absolute max 0 Locked

    1118 views
    3 replies
    Latest over 9 years ago
    by Miguel Robertson
  • Not Answered

    10G TIA support low cut off frequency 5kHz function. 0 Locked

    2074 views
    3 replies
    Latest over 9 years ago
    by dick knol
  • Suggested Answer

    TPS65982: I_PP_HV Channel read 0 Locked

    448 views
    2 replies
    Latest over 9 years ago
    by Eric Beljaars
  • Suggested Answer

    SN75LVCP601: SN75LVCP601RTJR:IBIS model or IBIS-AMI model 0 Locked

    879 views
    2 replies
    Latest over 9 years ago
    by Masa_0000
  • Not Answered

    XIO2001: Link training detect state delay 0 Locked

    1190 views
    4 replies
    Latest over 9 years ago
    by Massimo Martelli
<>