TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UB947-Q1: DS90UB947 and DS90UB940 0 Locked

    311 views
    1 reply
    Latest over 1 year ago
    by Esther Chang
  • Suggested Answer

    DP83869HM: IEEE 802.3 Compliance Test Report/Result 0 Locked

    521 views
    5 replies
    Latest over 1 year ago
    by Gerome Cacho
  • Suggested Answer

    LMH1239: POCI/PICO 0 Locked

    292 views
    1 reply
    Latest over 1 year ago
    by Nick Peabody
  • Not Answered

    DS90UB933-Q1EVM: DS90UB933-Q1EVM data 0 Locked

    286 views
    3 replies
    Latest over 1 year ago
    by Hamzeh Jaradat
  • Suggested Answer

    DS90UB948-Q1: POC Specification 0 Locked

    239 views
    1 reply
    Latest over 1 year ago
    by Nikolas Antonucci
  • Answered

    DS90UB948-Q1: DS90UB941-Q1: How do I set register for DSI0 input DOUT0 output 0 Locked

    1486 views
    23 replies
    Latest over 1 year ago
    by Brijesh Jadav
  • Answered

    DP83848-EP: Regarding the link down that does not return 0 Locked

    473 views
    3 replies
    Latest over 1 year ago
    by Evan Mayhew
  • Suggested Answer

    TUSB2046B: USB HUB Reset Timing 0 Locked

    787 views
    6 replies
    Latest over 1 year ago
    by Brian Zhou
  • Answered

    DS90UB941AS-Q1: Dual-DSI Inputs, 1920x1080, Pattern Generator Help 0 Locked

    1627 views
    16 replies
    Latest over 1 year ago
    by Brent Sink
  • Answered

    DS250DF410EVM: Using a USB2ANY dongle to connect SigCon Architect instead of the onboard MSP430 0 Locked

    460 views
    3 replies
    Latest over 1 year ago
    by Eric Kuder
  • Answered

    TCA6408A: schmatic review 0 Locked

    300 views
    1 reply
    Latest over 1 year ago
    by Tyler Townsend
  • Suggested Answer

    LMH0387: Gold plating thickness 0 Locked

    441 views
    2 replies
    Latest over 1 year ago
    by Shane Hauser
  • Suggested Answer

    TCA9617A: Can it be used with 3.3V on both VCCA & VCCB side 0 Locked

    382 views
    2 replies
    Latest over 1 year ago
    by Tyler Townsend
  • Answered

    TS3DV642-Q1: TS3DV642RUARQ1 and TS3DV642RUATQ1 0 Locked

    280 views
    1 reply
    Latest over 1 year ago
    by Nir Gilgur
  • Suggested Answer

    TCAN1145-Q1: Frame_OVF +1 Locked

    334 views
    5 replies
    Latest over 1 year ago
    by Sean Guo
  • Not Answered

    TS3DV642: TS3DV642A0RUAR SNP files 0 Locked

    247 views
    3 replies
    Latest over 1 year ago
    by Nir Gilgur
  • Suggested Answer

    DS90UB633A-Q1: Compatibility 0 Locked

    240 views
    1 reply
    Latest over 1 year ago
    by Darrah Merillat
  • Not Answered

    SN75DP159: Application check 0 Locked

    253 views
    3 replies
    Latest over 1 year ago
    by David (ASIC) Liu
  • Not Answered

    XIO2001: The output signal issue for XIO2001 0 Locked

    321 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Suggested Answer

    TPD6S300A: D+ & D- on SBUS OVP, ESD / VBUS ESD / RPD and PD controller 0 Locked

    471 views
    2 replies
    Latest over 1 year ago
    by Ghouse Mohiuddin23
<>