TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TCAN1046AV-Q1: Request for Design Verification – TCAN1046VDMTRQ1 CAN Transceiver 0 Locked

    82 views
    2 replies
    Latest 2 months ago
    by Nithin Raj S
  • Suggested Answer

    TPD1E04U04: TPD1E04U04DPLR: junc temp, COO and Material declaration 0 Locked

    88 views
    1 reply
    Latest 2 months ago
    by Bryan Rodriguez de San Miguel
  • Not Answered

    DP83869HM: What the meaning of suffix HM ? 0 Locked

    85 views
    1 reply
    Latest 2 months ago
    by Gregory Kobyakov
  • Answered

    SN65DPHY440SS: Question about SN65DPHY440SS 0 Locked

    73 views
    1 reply
    Latest 2 months ago
    by David (ASIC) Liu
  • Answered

    TUSB564: Regarding the TUSB564 EQ Settings 0 Locked

    128 views
    3 replies
    Latest 2 months ago
    by Vishesh Pithadiya
  • Suggested Answer

    DS90UB941AS-Q1: Power-up Sequence Issue of DS90UB941 0 Locked

    99 views
    1 reply
    Latest 2 months ago
    by Cameron Hoholik-Carlson
  • Not Answered

    PCF8574: PCF8574 very high P port transient pullup current +1 Locked

    187 views
    6 replies
    Latest 2 months ago
    by Tyler Townsend
  • Not Answered

    SN75ALS193: S/O 556369 0 Locked

    48 views
    1 reply
    Latest 2 months ago
    by Suphachai Baotong
  • Answered

    MSPM0G3507-Q1: [uniFlash] standalone tool not working on other PC 0 Locked

    163 views
    6 replies
    Latest 2 months ago
    by Timo Nittel
  • Not Answered

    DS90UB926Q-Q1: DS90UB926Q-Q1: Poor Eye Opening Observed at CMLOUT Monitoring Port 0 Locked

    149 views
    5 replies
    Latest 2 months ago
    by Ikram Haque
  • Answered

    TVS5200: Different Datasheet(TVS4000) in the TVS5200 folder 0 Locked

    149 views
    10 replies
    Latest 2 months ago
    by Shinichi Inoue
  • Suggested Answer

    THVD1424: Differential signaling issue 0 Locked

    113 views
    3 replies
    Latest 3 months ago
    by Nivrutti Damdhar
  • Not Answered

    SN65LVDS93A: SN65LVDS93A for Cameralink Interface 0 Locked

    123 views
    3 replies
    Latest 3 months ago
    by Ikram Haque
  • Not Answered

    DP83822H: Link failure 0 Locked

    88 views
    5 replies
    Latest 3 months ago
    by Gregory Kobyakov
  • Not Answered

    DP83848I: About the behavior of SNI mode. 0 Locked

    504 views
    35 replies
    Latest 3 months ago
    by Gregory Kobyakov
  • Not Answered

    DP83TC811S-Q1: Interfacing DP83TC811S-Q1 to ZYNQMP GEM using SGMII 0 Locked

    206 views
    7 replies
    Latest 3 months ago
    by David Creger
  • Not Answered

    DS90UB953-Q1: CSI_ERR flags at low temperatures 0 Locked

    222 views
    15 replies
    Latest 3 months ago
    by Ethan Woods
  • Answered

    TPS25730: What are the capabilities of the CAP_MIS, SINK_EN, and PLUG_EVENT pins? 0 Locked

    101 views
    3 replies
    Latest 3 months ago
    by Chris Sterzik
  • Suggested Answer

    DS90UB947-Q1EVM: How t configre Dual OLDI mode 0 Locked

    305 views
    21 replies
    Latest 3 months ago
    by Nikolas Antonucci
  • Suggested Answer

    TCAN1575-Q1: Ilkg of INH pin 0 Locked

    139 views
    7 replies
    Latest 3 months ago
    by Sean Guo
<>