TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LMH0302: spec check 0 Locked

    360 views
    1 reply
    Latest over 2 years ago
    by Nick Peabody
  • Suggested Answer

    TLK10031: Latency Measurement 0 Locked

    386 views
    3 replies
    Latest over 2 years ago
    by Lucas Wolter
  • Not Answered

    SN75LVDS83B: CLKOUT problem 0 Locked

    427 views
    3 replies
    Latest over 2 years ago
    by Jack Scherlag
  • Answered

    SN65LVDS4: Output current drive capability at VCC=1.8V 0 Locked

    1490 views
    13 replies
    Latest over 2 years ago
    by Amy
  • Suggested Answer

    TCAN4551-Q1: Minimum capacitance need for VCCFLTR Pin in test mode 0 Locked

    299 views
    1 reply
    Latest over 2 years ago
    by Jonathan Nerger
  • Suggested Answer

    SN65LVDS315: Ask a suitable device for video transformer 0 Locked

    436 views
    3 replies
    Latest over 2 years ago
    by Amy
  • Answered

    DP83TG720EVM-MC: Looking for TI SPE solution 0 Locked

    494 views
    5 replies
    Latest over 2 years ago
    by David Creger
  • Suggested Answer

    DS90UB954-Q1: EQ/SP issues in the MAP tool 0 Locked

    391 views
    1 reply
    Latest over 2 years ago
    by Justin Phan
  • Answered

    DP83867IS: How to set PHY registers when using AC coupled capacitors instead of transformers for MDI interface 0 Locked

    382 views
    1 reply
    Latest over 2 years ago
    by Gerome Cacho
  • Not Answered

    SN65DSI86-Q1: Link training Voltage Swing and Pre-emphasis not changing 0 Locked

    961 views
    10 replies
    Latest over 2 years ago
    by Vishesh Pithadiya
  • Suggested Answer

    TUSB4041I: Datasheet question 0 Locked

    307 views
    1 reply
    Latest over 2 years ago
    by Brian Zhou
  • Not Answered

    SN65DSI85-Q1: Question of pattern generation. 0 Locked

    509 views
    4 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TUSB1002A: ref design 0 Locked

    323 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Answered

    TCAN4550: Max Power consumption of TCAN4550 0 Locked

    327 views
    1 reply
    Latest over 2 years ago
    by Jonathan Nerger
  • Answered

    TPS54678: Load transient leads to large ripple 0 Locked

    705 views
    7 replies
    Latest over 2 years ago
    by Werner Lummer
  • Answered

    TCA9548A-Q1: can set I2C target address same as the device I2C address? 0 Locked

    1050 views
    8 replies
    Latest over 2 years ago
    by Zhou Yana
  • Not Answered

    DP83867IS: DP83867ISRGZ's LAN Compliance test is FAIL 0 Locked

    1504 views
    35 replies
    Latest over 2 years ago
    by Hillman Lin
  • Suggested Answer

    TCAN1043-Q1: CAN bus length 0 Locked

    952 views
    4 replies
    Latest over 2 years ago
    by Eric Hackett
  • Not Answered

    DP83867IR: RESET_N pin handling 0 Locked

    245 views
    1 reply
    Latest over 2 years ago
    by Evan Mayhew
  • Answered

    TCAN1043G-Q1: Autosar Network management based specific CAN frame wakeup solution using TCAN1043GDMTQ1 0 Locked

    776 views
    5 replies
    Latest over 2 years ago
    by Eric Hackett
<>