TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TUSB2036: Review shcmatic 0 Locked

    542 views
    6 replies
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    TCAN1462-Q1: ISO11898-2:2016 table14 spec? 0 Locked

    459 views
    1 reply
    Latest over 2 years ago
    by Eric Schott1
  • Suggested Answer

    DS25BR100: 4-channel LVDS signal with Cat5e cable 0 Locked

    676 views
    3 replies
    Latest over 2 years ago
    by Nasser Mohammadi
  • Answered

    DS90UB936-Q1: data rate compatibilty 0 Locked

    710 views
    7 replies
    Latest over 2 years ago
    by Darrah Merillat
  • Suggested Answer

    TDP1204: For DP1.4 0 Locked

    838 views
    7 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Answered

    DP83826I: Circuit diagram when strapping LED pins 0 Locked

    826 views
    6 replies
    Latest over 2 years ago
    by Atsushi Takahashi
  • Answered

    TUSB8020B: Intermittent SuperSpeed link losses -- update 0 Locked

    424 views
    2 replies
    Latest over 2 years ago
    by Michal Tyc
  • Answered

    DS10BR254: 2 or 4 output? 0 Locked

    411 views
    1 reply
    Latest over 2 years ago
    by Clemens Ladisch
  • Answered

    SN65DSI86: part of the display image is distorted 0 Locked

    795 views
    14 replies
    Latest over 2 years ago
    by shlomz
  • Suggested Answer

    TDP142: CEC/I2C-bus translator 0 Locked

    904 views
    5 replies
    Latest over 2 years ago
    by Janz Bai
  • Not Answered

    DP83869HM: Rahul Bhagat 0 Locked

    320 views
    1 reply
    Latest over 2 years ago
    by Evan Mayhew
  • Answered

    TUSB8044A: Does TUSB8044A have any requirements for the host operating system? 0 Locked

    508 views
    4 replies
    Latest over 2 years ago
    by benson luo
  • Answered

    DP83TC811R-Q1: DP83TC811R-Q1 100 BASE-T1 Transmitter Power Spectral Density (ps) 0 Locked

    597 views
    4 replies
    Latest over 2 years ago
    by Kung Poyuan
  • Suggested Answer

    TCAN1043A-Q1: wake PIN question 0 Locked

    512 views
    2 replies
    Latest over 2 years ago
    by qinlei
  • Suggested Answer

    DS90UB941AS-Q1: Resolving the DSI signal correlation problem using TI941 0 Locked

    1635 views
    26 replies
    Latest over 2 years ago
    by Ben Dattilo
  • Answered

    DS100RT410: How to disable DFE in DS125DF410 model. 0 Locked

    489 views
    1 reply
    Latest over 2 years ago
    by Lucas Wolter
  • Answered

    DS90UB960-Q1: Rx Buffer error when two cameras are streamed simultaneously 0 Locked

    1253 views
    14 replies
    Latest over 2 years ago
    by Hamzeh Jaradat
  • Not Answered

    DP83867IR: Link establishment when all Fast Link Detect modes are default 0 Locked

    370 views
    3 replies
    Latest over 2 years ago
    by Alvaro (Al-vuh-roe) Reyes
  • Suggested Answer

    ESD2CAN24-Q1: Difference between CAN and CAN FD 0 Locked

    1551 views
    4 replies
    Latest over 2 years ago
    by McKenzie Eaker
  • Answered

    SN65HVD231: Current draw increases in low power mode. 0 Locked

    477 views
    2 replies
    Latest over 2 years ago
    by Jon Hanson
<>