TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    SN75175: MSL Rating Level-NC-NC-NC Humidity Rating 0 Locked

    604 views
    5 replies
    Latest over 2 years ago
    by Aaron Emmanuel
  • Suggested Answer

    DP83822I: About characteristic impedance of RMII signals 0 Locked

    974 views
    2 replies
    Latest over 2 years ago
    by David Creger
  • Answered

    DS25BR100: Can be used instead of DS15BA010+DS15EA101 for long reach application? 0 Locked

    239 views
    1 reply
    Latest over 2 years ago
    by Nasser Mohammadi
  • Suggested Answer

    SN65LVDT14-EP: Theta_JC & T_junction Temp 0 Locked

    222 views
    1 reply
    Latest over 2 years ago
    by Joshua Salinas
  • Suggested Answer

    SN65DSI83-Q1: avoid overflow and underflow 0 Locked

    510 views
    5 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65LVDS33-EP: unpublished theta JC and JB 0 Locked

    248 views
    1 reply
    Latest over 2 years ago
    by Joshua Salinas
  • Answered

    DS100BR410: Maximum number of SM Bus (I2C) Block Write 0 Locked

    362 views
    3 replies
    Latest over 2 years ago
    by Lucas Wolter
  • Suggested Answer

    SN65LVDS31-EP: theta JC and theta JB 0 Locked

    361 views
    1 reply
    Latest over 2 years ago
    by Joshua Salinas
  • Suggested Answer

    TCAN1463-Q1: pin use 0 Locked

    289 views
    1 reply
    Latest over 2 years ago
    by Eric Hackett
  • Answered

    DS25CP114: Behavior of OUT+, OUT- when IN+ and IN- close to. 0 Locked

    487 views
    3 replies
    Latest over 2 years ago
    by Nasser Mohammadi
  • Suggested Answer

    THVD1426: how to accomplish auto-direction control 0 Locked

    845 views
    2 replies
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    TS3DV642: DPv1.4 cascade application for the resolution is 4K 120Hz or 8K 30Hz 0 Locked

    264 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Answered

    SN65DSI86: Do we have LVDS to eDP or eDP to LVDS solution? 0 Locked

    599 views
    1 reply
    Latest over 2 years ago
    by Zach Dryer
  • Answered

    TPD12S520: Can I use +5V supplied from HDMI connector for 5V_SUPPLY ? 0 Locked

    1245 views
    15 replies
    Latest over 2 years ago
    by HOHTA
  • Answered

    DS90UB927Q-Q1: Can use Coax with 948? 0 Locked

    225 views
    2 replies
    Latest over 2 years ago
    by Harry Shin1
  • Not Answered

    DS90UB934-Q1: DS90UB934 0 Locked

    342 views
    1 reply
    Latest over 2 years ago
    by Cindy Li
  • Answered

    DS90UH948-Q1: FPD-Link trace 0 Locked

    376 views
    4 replies
    Latest over 2 years ago
    by Masaaki Sato
  • Answered

    TUSB8020B: How to output USB2.0 signal test pattern 0 Locked

    269 views
    3 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65HVD1780: COD (Differential Output Capacitance) 0 Locked

    436 views
    1 reply
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    TUSB4041I: TUSB4041I Hub communication issues with the USB host laptop 0 Locked

    753 views
    14 replies
    Latest over 2 years ago
    by David (ASIC) Liu
<>