TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: How to use RMII repeater mode in DP83822?

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I Could someone guide me on how to use DP83822 for RMII repeater mode?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS125DF410: Purpose of the MCU on the DS125DF410 EVM board 0 Locked

    403 views
    3 replies
    Latest over 3 years ago
    by Drew Miller1
  • Suggested Answer

    TLK10031: Lane alignment is not achieved on the LS side 0 Locked

    524 views
    8 replies
    Latest over 3 years ago
    by Drew Miller1
  • Suggested Answer

    DS90UB953A-Q1: DS90UB953A-Q1 connected to a DS90UB914A-Q1 0 Locked

    230 views
    1 reply
    Latest over 3 years ago
    by Glenn Uranga
  • Suggested Answer

    DS90UH947-Q1: 0x13 decode 0 Locked

    947 views
    26 replies
    Latest over 3 years ago
    by Logan Cummins
  • Not Answered

    DS90LT012A: Jitter performance of LVDS to SE converter 0 Locked

    180 views
    1 reply
    Latest over 3 years ago
    by Yuan Rao
  • Suggested Answer

    TCAN4550: TCAN4550RGYRQ1 high current consumption 0 Locked

    324 views
    4 replies
    Latest over 3 years ago
    by Jonathan Nerger
  • Suggested Answer

    DS90UB940-Q1: registers & CSI? 0 Locked

    290 views
    3 replies
    Latest over 3 years ago
    by Ben Dattilo
  • Suggested Answer

    Signal rise time and fall time requirement 0 Locked

    386 views
    2 replies
    Latest over 3 years ago
    by Clemens Ladisch
  • Suggested Answer

    PCA9545A: EVM 0 Locked

    449 views
    6 replies
    Latest over 3 years ago
    by BOBBY
  • Suggested Answer

    DS90UB954-Q1: Schematic diagram of TI deserialization chip ds90ub954-q1 Checking 0 Locked

    235 views
    3 replies
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Suggested Answer

    DS125DF410: Generating Bin File From SigCon Architect Tool 0 Locked

    351 views
    3 replies
    Latest over 3 years ago
    by Drew Miller1
  • Suggested Answer

    TUSB422: RX Buffer Function 0 Locked

    171 views
    2 replies
    Latest over 3 years ago
    by Brian Zhou
  • Answered

    LMH0318: LMH0318 CDR does NOT lock if SMBus initialization sequence used 0 Locked

    403 views
    3 replies
    Latest over 3 years ago
    by Nasser Mohammadi
  • Suggested Answer

    DS90UB935-Q1: Optimal PLL settings for 25MHz Clock Out 0 Locked

    208 views
    1 reply
    Latest over 3 years ago
    by Ikram Haque
  • Answered

    DS90UB929-Q1: The pin assignment 0 Locked

    379 views
    3 replies
    Latest over 3 years ago
    by Josh Baik
  • Answered

    TMUXHS4212: Asking for TMUXHS4212 and TS3USB221 design review and suggestions 0 Locked

    443 views
    9 replies
    Latest over 3 years ago
    by Brian Zhou
  • Answered

    TPIC8101EVM: No INT/CLK generated 0 Locked

    378 views
    4 replies
    Latest over 3 years ago
    by John Miller - Sensing
  • Answered

    DS90UB954-Q1: DS90UB954 REFCLK jitter spec 0 Locked

    353 views
    5 replies
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Not Answered

    TS3DV642: TS3DV642 interpart skew 0 Locked

    154 views
    0 replies
    Started over 3 years ago
    by emirhan köse
  • Not Answered

    Need to convert 2lane MIPI to 4lane MIPI 0 Locked

    1515 views
    9 replies
    Latest over 3 years ago
    by David (ASIC) Liu
<>