TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: How to use RMII repeater mode in DP83822?

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I Could someone guide me on how to use DP83822 for RMII repeater mode?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TPS65987D: Flash Image Firmware Offsets +1 Locked

    372 views
    4 replies
    Latest over 4 years ago
    by Adam Mc Gaffin
  • Answered

    ONET4291VA: VCSEL driver. 0 Locked

    329 views
    1 reply
    Latest over 4 years ago
    by Nasser Mohammadi
  • Answered

    The new redriver product to support the PCIe Gen5 application 0 Locked

    327 views
    1 reply
    Latest over 4 years ago
    by Nasser Mohammadi
  • Suggested Answer

    TLK2711-SP: If clock jitter is 53ps, can TLK2711-SP still work in 2Gbps? 0 Locked

    434 views
    1 reply
    Latest over 4 years ago
    by Rodrigo Natal
  • Suggested Answer

    TPD3S044: Availability? 0 Locked

    302 views
    3 replies
    Latest over 4 years ago
    by Ghouse Mohiuddin23
  • Answered

    About RXGain Programing 0 Locked

    397 views
    5 replies
    Latest over 4 years ago
    by Cesar
  • Answered

    TPS65987EVM: Using the Devkit with the 10G-EXPANSION-EVM to do display port alt mode 0 Locked

    2382 views
    47 replies
    Latest over 4 years ago
    by Malik Barton57
  • Suggested Answer

    DP83867IS: 100 Mbps Receiver Sifos testing with introduced jitter 0 Locked

    202 views
    5 replies
    Latest over 4 years ago
    by Nikhil Menon
  • Answered

    DP83869HM: Loopback mode 0 Locked

    668 views
    4 replies
    Latest over 4 years ago
    by Nikhil Menon
  • Answered

    DP83867CS: Electrical specs of the SGMII input and output 0 Locked

    706 views
    4 replies
    Latest over 4 years ago
    by Nikhil Menon
  • Suggested Answer

    DP83TC811R-Q1: MII Timing clarifications (T1.3 = 0ns) 0 Locked

    186 views
    2 replies
    Latest over 4 years ago
    by Nikhil Menon
  • Suggested Answer

    Please recommend a switch device for Packet Transport Network 0 Locked

    299 views
    3 replies
    Latest over 4 years ago
    by Rodrigo Natal
  • Suggested Answer

    DP83TG720S-Q1: Check a Schematic of DP83TG720S-Q1 0 Locked

    301 views
    4 replies
    Latest over 4 years ago
    by Nikhil Menon
  • Answered

    TFP410: Output clock same frequency as input 0 Locked

    175 views
    2 replies
    Latest over 4 years ago
    by Michael Durian
  • Answered

    DS90UH941AS-Q1: External Clock related to PCLK 0 Locked

    240 views
    1 reply
    Latest over 4 years ago
    by Ben Dattilo
  • Suggested Answer

    SN65HVD251: Does it meet ISO11898-1 and CAN2.0A? 0 Locked

    200 views
    1 reply
    Latest over 4 years ago
    by Eric Hackett
  • Answered

    TPS65987D: reference .pjt file for TPS65987D + TPS55288 application 0 Locked

    264 views
    1 reply
    Latest over 4 years ago
    by Hari Patel1
  • Answered

    DS90UB941AS-Q1: Burst mode & Virtual channel about UB941 0 Locked

    290 views
    1 reply
    Latest over 4 years ago
    by Michael.Walker
  • Answered

    TCA8418: Writing to KEY_EVENT_A register to simulate keypresses 0 Locked

    213 views
    4 replies
    Latest over 4 years ago
    by Jason Spot
  • Answered

    SN65DP159: What are the differences between SN65DP159 and TDMS181? 0 Locked

    381 views
    1 reply
    Latest over 4 years ago
    by David (ASIC) Liu
<>