TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DP83TG720R-Q1: DP83TG720 input clock voltage level 0 Locked

    172 views
    2 replies
    Latest 7 months ago
    by Drew Miller1
  • Suggested Answer

    TCAN4551-Q1: schematic review 0 Locked

    153 views
    1 reply
    Latest 7 months ago
    by Jonathan Nerger
  • Suggested Answer

    TCAN1145-Q1: TCAN1145 interrupt and wake 0 Locked

    355 views
    8 replies
    Latest 7 months ago
    by Sean Guo
  • Answered

    LMH0324: Eye waveform in VIN=VDDIO=1.8V 0 Locked

    161 views
    1 reply
    Latest 7 months ago
    by J
  • Suggested Answer

    SN65LVDS95-EP: Information for SN65LVDS95DGGREP 0 Locked

    127 views
    1 reply
    Latest 7 months ago
    by Matt Smith
  • Suggested Answer

    SN55LVRA4-SEP: operating current range 0 Locked

    163 views
    1 reply
    Latest 7 months ago
    by Matt Smith
  • Suggested Answer

    TCA9554A: Schematic verification 0 Locked

    407 views
    7 replies
    Latest 7 months ago
    by Tyler Townsend
  • Not Answered

    LMH1297: LMH1297RTVT schematics verification 0 Locked

    243 views
    7 replies
    Latest 7 months ago
    by J
  • Suggested Answer

    DP83869HM: Is Pulse J0C-0006NL RJ45 connector suitable for DP83869HM PHY? 0 Locked

    259 views
    5 replies
    Latest 7 months ago
    by J
  • Answered

    LMH0324: control protocol 0 Locked

    139 views
    1 reply
    Latest 7 months ago
    by David (ASIC) Liu
  • Suggested Answer

    BQ40Z50-R2: Fuse failure with SOTC parameter, is TSint taken into account like TS1-4 0 Locked

    330 views
    10 replies
    Latest 7 months ago
    by Cedric Milleret
  • Answered

    TCAN3413: Functinal Safety Data 0 Locked

    169 views
    3 replies
    Latest 7 months ago
    by Michael Ikwuyum
  • Not Answered

    TUSB7320: TUSB7320- Can external configuration EEPROM be programmed only via PCIe,or is separate I2C access header required? 0 Locked

    108 views
    0 replies
    Started 7 months ago
    by Girish K
  • Suggested Answer

    TUSB320LAI: 3A output configuration 0 Locked

    272 views
    7 replies
    Latest 7 months ago
    by Kailun Liu
  • Not Answered

    DS90C385A: replacement for the BU90RT102 0 Locked

    149 views
    3 replies
    Latest 7 months ago
    by Ikram Haque
  • Suggested Answer

    SN65DSI86: The DP display can't output normally 0 Locked

    1040 views
    15 replies
    Latest 7 months ago
    by Ikram Haque
  • Answered

    TPD4E02B04-Q1: S-Parameter Definition 0 Locked

    248 views
    4 replies
    Latest 7 months ago
    by Evan Wang
  • Suggested Answer

    THVD8010: Guidance of the thickness of the wire.. 0 Locked

    130 views
    1 reply
    Latest 7 months ago
    by BOBBY
  • Suggested Answer

    MAX3243E: Waveform issue 0 Locked

    192 views
    3 replies
    Latest 7 months ago
    by Ethan Sempsrott
  • Suggested Answer

    DS90UB960-Q1: Ti serdes link quality check 0 Locked

    170 views
    2 replies
    Latest 7 months ago
    by Hamzeh Jaradat
<>