TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TCAN1044A-Q1: Root causing bit stuffing errors 0 Locked

    102 views
    2 replies
    Latest 4 months ago
    by Desmond Kursinsky
  • Answered

    DS90LV804: Buffer location 0 Locked

    113 views
    3 replies
    Latest 4 months ago
    by Clemens Ladisch
  • Suggested Answer

    DS90UH983-Q1: display interface 0 Locked

    130 views
    5 replies
    Latest 4 months ago
    by Jack Scherlag
  • Answered

    TS3USB221A-Q1: TS3USB221A-Q1 Signal voltage level 0 Locked

    62 views
    1 reply
    Latest 4 months ago
    by Nir Gilgur
  • Answered

    THVD8000: TCVD8000-Topology 0 Locked

    176 views
    2 replies
    Latest 4 months ago
    by Parker Dodson
  • Suggested Answer

    TCAN1044A-Q1: The ability value of VOH 0 Locked

    59 views
    1 reply
    Latest 4 months ago
    by Michael Ikwuyum
  • Answered

    SN65DSI83: Spread spectrum SSC MIPI DSI Clock 0 Locked

    452 views
    9 replies
    Latest 4 months ago
    by SYLVAIN BOURIOT
  • Answered

    TPD4E001: Replacement SP0506BAATG 0 Locked

    78 views
    2 replies
    Latest 4 months ago
    by McKenzie Eaker
  • Answered

    THVD1454: Hysteresis vs positive and negative-going thresholds 0 Locked

    140 views
    2 replies
    Latest 4 months ago
    by Michael Biggs
  • Suggested Answer

    TIC12400-Q1: ADC Accuracy 0 Locked

    97 views
    1 reply
    Latest 4 months ago
    by Joshua Salinas
  • Suggested Answer

    TCAN1043A-Q1: Modes transition control signal changed from older version datasheet 0 Locked

    288 views
    6 replies
    Latest 4 months ago
    by Ethan Sempsrott
  • Answered

    MAX3232: Schematic design review 0 Locked

    147 views
    2 replies
    Latest 4 months ago
    by Ethan Sempsrott
  • Answered

    TUSB7340: Request for layout design review 0 Locked

    329 views
    15 replies
    Latest 4 months ago
    by Brian Zhou
  • Answered

    DS90UB953-Q1: latency counting 0 Locked

    105 views
    1 reply
    Latest 4 months ago
    by Justin Phan
  • Answered

    SN65DSI86: Register settings 0 Locked

    89 views
    1 reply
    Latest 4 months ago
    by Ikram Haque
  • Suggested Answer

    TSB82AF15-EP: Need typical / max power specifications for power consumption 0 Locked

    70 views
    1 reply
    Latest 4 months ago
    by Brian Zhou
  • Suggested Answer

    TPD12S016: 5V load switch and ESD works problem in TPD12S016 0 Locked

    88 views
    1 reply
    Latest 4 months ago
    by Chuck Branch
  • Suggested Answer

    SN65LVDS100: About the SN65LVDS100 output characteristics 0 Locked

    81 views
    1 reply
    Latest 4 months ago
    by Brian Zhou
  • Answered

    TLIN2021A-Q1: TLIN2021A to pass ISO21780 (test-12) Ground Loss test 0 Locked

    193 views
    3 replies
    Latest 4 months ago
    by Michael Ikwuyum
  • Not Answered

    TCAN857-Q1: CAN Termination 0 Locked

    227 views
    1 reply
    Latest 4 months ago
    by Michael Ikwuyum
<>