TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UH941AS-Q1: ds90uh941as -> ds90uh948Q1 0 Locked

    90 views
    1 reply
    Latest 5 months ago
    by Fadi Abdulhameed
  • Not Answered

    HD3SS3212: USB 3.0 type_C can not link 0 Locked

    89 views
    2 replies
    Latest 5 months ago
    by Arya Hussein
  • Answered

    DS90UB948-Q1: DS90UB948-Q1 schematic design check 0 Locked

    185 views
    4 replies
    Latest 5 months ago
    by Esther Chang
  • Answered

    TUSB8041: TUSB8041 schematic review 0 Locked

    1201 views
    47 replies
    Latest 5 months ago
    by Brian Zhou
  • Suggested Answer

    LMH1228: Defining IN/OUT pins 0 Locked

    217 views
    6 replies
    Latest 5 months ago
    by David (ASIC) Liu
  • Answered

    TUSB2E221: Power Consumption under Modern Standby Mode 0 Locked

    152 views
    4 replies
    Latest 5 months ago
    by Vishesh Pithadiya
  • Suggested Answer

    TUSB9261DEMO: Desgin Reference TUSB9261DEMO 0 Locked

    135 views
    3 replies
    Latest 5 months ago
    by Ryan Kitto
  • Suggested Answer

    TUSB8044AEVM: TUSB8044AEVM: Request Design Files and Stackup for Autodesk Eagle Fusion 360 0 Locked

    104 views
    2 replies
    Latest 5 months ago
    by Alex B
  • Not Answered

    AM62A7-Q1: OSPI flash detection and bootup 0 Locked

    358 views
    10 replies
    Latest 5 months ago
    by Anastas Yordanov
  • Suggested Answer

    SN65LVDT390: SN65LVDT390PW : I need connect LVDS single ended signals from this LVDS driver to M2S060-FGG676I Bank 8 and bank 1 0 Locked

    100 views
    1 reply
    Latest 5 months ago
    by Clemens Ladisch
  • Answered

    DP83822H: DP83822H: RMII Slave Mode XI Clock Requirement – 62% Duty Cycle with 1ns Rise Time 0 Locked

    366 views
    11 replies
    Latest 5 months ago
    by Chundi Vengala Rao
  • Answered

    DP83869HM: Please help check the product application 0 Locked

    176 views
    3 replies
    Latest 5 months ago
    by Gerome Cacho
  • Answered

    TPD6S300A: When is an additional external ESD diode required for CC/SBU lines? 0 Locked

    114 views
    1 reply
    Latest 5 months ago
    by Tommy Lin
  • Not Answered

    DP83848-EP: Production test flow 0 Locked

    128 views
    5 replies
    Latest 5 months ago
    by Gregory Kobyakov
  • Suggested Answer

    TUSB2E221: eUSB solution 0 Locked

    178 views
    2 replies
    Latest 5 months ago
    by Ryan Kitto
  • Answered

    DP83825I: VoD Adjustment 0 Locked

    108 views
    1 reply
    Latest 5 months ago
    by Gregory Kobyakov
  • Answered

    TUSB2E221: eUSB Length and EQ setting 0 Locked

    150 views
    2 replies
    Latest 5 months ago
    by Ryan Kitto
  • Answered

    TXE8124: QFN pad connection 0 Locked

    115 views
    2 replies
    Latest 5 months ago
    by Joshua Salinas
  • Not Answered

    TCAN5102-Q1: Response Time of the TCAN5102-Q1 0 Locked

    129 views
    1 reply
    Latest 5 months ago
    by Henry Nguyen (MSP)
  • Answered

    DP83826AE: [Hanwha Vision] Inquiry about DP83826AE 0 Locked

    101 views
    2 replies
    Latest 5 months ago
    by Gregory Kobyakov
<>