TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UB940-Q1: Compatible DVP sensor Serializers 0 Locked

    668 views
    2 replies
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UR910-Q1: Can NOT receive any signal 0 Locked

    897 views
    4 replies
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    Compiler/DS90UB954-Q1: DS90UB954-Q1 Graph instability,Ask whether MIPI signal is normal? 0 Locked

    417 views
    2 replies
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DS90UB953-Q1: question about GPIO output 0 Locked

    931 views
    1 reply
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Answered

    TCA9617B: Can we connect the I2C master to VCCB side and Slave to VCCA side? 0 Locked

    1029 views
    4 replies
    Latest over 8 years ago
    by chethan md
  • Answered

    UCC5390: Detailing of Protection features of UCC5390 0 Locked

    647 views
    2 replies
    Latest over 8 years ago
    by Meghana R
  • Suggested Answer

    CAN Transiver Termibation Resistor Calculation Reference 0 Locked

    3598 views
    4 replies
    Latest over 8 years ago
    by Dinesh gread
  • Answered

    SN65HVD75: SN65HVD75 lock up issue 0 Locked

    2167 views
    6 replies
    Latest over 8 years ago
    by Fergus Dixon
  • Suggested Answer

    TCA9554: TCA9554 Interface 0 Locked

    2020 views
    2 replies
    Latest over 8 years ago
    by Preethi Bhat
  • Suggested Answer

    DS90UB954-Q1: Pattern generation 0 Locked

    1262 views
    4 replies
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DP83822I: PHY not stable, random operation behavior, latch in voltages do not match register values in 0x467, 0x468 0 Locked

    4312 views
    27 replies
    Latest over 8 years ago
    by Kevin Wood61
  • Answered

    THVD1551: Receiver Output Logic 0 Locked

    1302 views
    4 replies
    Latest over 8 years ago
    by Martin Wen
  • Suggested Answer

    DP83848K: Question about Eye pattern waveform 0 Locked

    567 views
    3 replies
    Latest over 8 years ago
    by Aniruddha Khadye
  • Suggested Answer

    PCA9538: Vapour Phase and Post Build Wash 0 Locked

    738 views
    3 replies
    Latest over 8 years ago
    by BOBBY
  • Answered

    TPS2546: TPS2546 0 Locked

    520 views
    1 reply
    Latest over 8 years ago
    by Adam Mc Gaffin
  • Suggested Answer

    LMH1218: Lock Time 0 Locked

    376 views
    1 reply
    Latest over 8 years ago
    by Nasser Mohammadi
  • Suggested Answer

    DS90UB954-Q1: Parity check and CRC error 0 Locked

    769 views
    4 replies
    Latest over 8 years ago
    by Palaniappan Manickam
  • Answered

    TUSB1210-Q1: TUSB1210-Q1 Timing issue with Zynq-7000, solved or not? 0 Locked

    571 views
    1 reply
    Latest over 8 years ago
    by Francesco Ricci
  • Answered

    TLK10034: 10G PHY Selection 0 Locked

    3362 views
    12 replies
    Latest over 8 years ago
    by Yaser Ibrahim
  • Answered

    TS3USB3000: Can unused MHL port be floating and follow up questions 0 Locked

    519 views
    1 reply
    Latest over 8 years ago
    by Michael.Walker
<>