TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TCA9416: Problems with parallel of TCA9416 0 Locked

    916 views
    12 replies
    Latest over 1 year ago
    by Jack Guan
  • Answered

    TLK10232: theta-JC 0 Locked

    288 views
    2 replies
    Latest over 1 year ago
    by Bill Bynum
  • Answered

    DS90UB964-Q1EVM: Jumper placement J30 and J1 for 4 camera with 4-meter cable length 0 Locked

    435 views
    4 replies
    Latest over 1 year ago
    by Vyom Mishra1
  • Not Answered

    DS25BR100: Min and Max Operating Allowable Junction Temperature + Theta J-B? 0 Locked

    355 views
    1 reply
    Latest over 1 year ago
    by Nasser Mohammadi
  • Suggested Answer

    DP83TD510E-EVM: I'm looking for APL (2-Wise) PD design information. 0 Locked

    566 views
    4 replies
    Latest over 1 year ago
    by Evan Mayhew
  • Answered

    TUSB320LAI: Using a USB Type C to flash and power Sitara AM6421 0 Locked

    1256 views
    11 replies
    Latest over 1 year ago
    by Shane Hauser
  • Suggested Answer

    DS160PR421: Unused RX input, PD pin stuck to GND 0 Locked

    387 views
    6 replies
    Latest over 1 year ago
    by David Waier
  • Answered

    DP83869HM: In RGMII to SGMII bridge mode, is it really impossible to use MII instead of RGMII on the MAC side when forcing the SGMII to 100Mbps in the PHY? 0 Locked

    359 views
    2 replies
    Latest over 1 year ago
    by MS1101
  • Answered

    DS90UB960-Q1: Virtual ID 960 0 Locked

    273 views
    3 replies
    Latest over 1 year ago
    by Hamzeh Jaradat
  • Not Answered

    DP83867IR: RGMIICTL Default setting (cont'd) 0 Locked

    275 views
    5 replies
    Latest over 1 year ago
    by Gerome Cacho
  • Suggested Answer

    SN65LVDT33: sn65lvdt33pw maximum temperatures 0 Locked

    308 views
    4 replies
    Latest over 1 year ago
    by BOBBY
  • Answered

    TUSB8041: Glitch on reset during power on 0 Locked

    339 views
    5 replies
    Latest over 1 year ago
    by Brian Zhou
  • Suggested Answer

    PCA9544A: Need footprint and dimension details - PCA9544ARGYR 0 Locked

    329 views
    3 replies
    Latest over 1 year ago
    by Nir Gilgur
  • Answered

    TSB41BA3B: TSB41BA3BPPFG4 replacement - p/n composition 0 Locked

    249 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    TPD4E1B06: Datasheet pinout discrepancy 0 Locked

    349 views
    2 replies
    Latest over 1 year ago
    by Matt Calvo
  • Suggested Answer

    SN65DSI85: Test pattern image 0 Locked

    300 views
    1 reply
    Latest over 1 year ago
    by Vishesh Pithadiya
  • Suggested Answer

    TCAN1044V-Q1: SIM model of the TCAN1044VDRQ1 0 Locked

    279 views
    1 reply
    Latest over 1 year ago
    by Eric Schott1
  • Answered

    DP83TC814S-Q1: DP83TC813R-Q1: resetting the EthPhy Register: TC1_LINK_FAIL_LOSS Register 0 Locked

    475 views
    10 replies
    Latest over 1 year ago
    by Hanamantappa Hugar
  • Suggested Answer

    TLIN1029-Q1: 起動時動作 0 Locked

    438 views
    2 replies
    Latest over 1 year ago
    by Tosh+
  • Suggested Answer

    TCAN1044V-Q1: 起動時動作 0 Locked

    366 views
    2 replies
    Latest over 1 year ago
    by Tosh+
<>