TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Arm-based microcontrollers

Arm-based microcontrollers

Arm-based microcontrollers forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
  • Threads 48781 Discussions
Texas Instruments (TI) Microcontrollers support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search for content on other microcontrollers or ask technical support questions on the extensive portfolio of microcontrollers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] TMS570LS1224: When reading from Flash ECC space or SRAM ECC space, does a double-bit error detected generate data abort?

    QJ Wang
    QJ Wang
    Part Number: TMS570LS1224 The Hercules microcontrollers protect all accesses to the on-chip flash memory and on-chip SRAM memory by dedicated Single-Error-Correction-Double-Error-Detection (SECDED) logic. The access to the program memory (bank 0 or bank…
    • Answered
    • over 2 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
  • [FAQ] TMS570LC4357: After erasing, the flash contents should become 0xFFFFFFFF. Why the flash content in CCS memory browser is not 0xFFFFFFFF?

    QJ Wang
    QJ Wang
    Part Number: TMS570LC4357 After the flash is erased, why the flash content doesn't become 0xFFFFFFFF?
    • Answered
    • over 2 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
  • [FAQ] TMS570LC4357: There are three instances of temperature sensors in this MCU, how to configure the pin multiplexing (pinmux) to select ADC pins for those temperature sensors?

    QJ Wang
    QJ Wang
    Part Number: TMS570LC4357 1. How to enable those three temperature sensors? 2. Can the temperature sensor be used to measure the room temperature? 3. How to configure the pin multiplexing to select AD1IN[31] for the temperature sensor 1? 4. How…
    • Answered
    • over 2 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
  • [FAQ] TMS570LC4357: How to use DMA for CAN message transmit and receive?

    QJ Wang
    QJ Wang
    Part Number: TMS570LC4357 The CAN module has three message interface registers: IF1, IF2 and IF3. How can I enable DMA to transfer message to IF1 of IF2 data registers and from IF3x data registers?
    • Answered
    • over 2 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
  • [FAQ] MCU-PLUS-SDK-AM243X: System reset is needed for ENET(ICSSG/CPSW) based examples

    Nilabh Anand
    Nilabh Anand
    Part Number: MCU-PLUS-SDK-AM243X In case of enet_lwip_icssg and enet_lwip_cpsw examples(inclusive of other CPSW and ICSSG examples also): We see assert when we try to run example again after doing CPU reset in CCS, why is it the case?
    • Answered
    • over 2 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
  • [FAQ] AM2732-Q1: How to create custom Target configurations (like MCAL) and load compiled binaries to the SoC?

    Kowshik Gudimetla
    Kowshik Gudimetla
    I have compiled my CCS projects / MCAL libraries & examples and have binaries with me, how should I be loading or testing them on my board?
    • Answered
    • over 2 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
  • [FAQ] What are the TI deliverables for security in MCU+ devices ?

    Aakash Kedia
    Aakash Kedia
    Other Parts Discussed in Thread: SYSCONFIG Q1 : Does TI devices support hardware accelerators ? Q2 : What type of supports are present in the hardware ? Q3. How does application core interact with security core ? Q4. What are different configuration…
    • Answered
    • over 2 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
  • [FAQ] AM263x: What is the “SC1” feature in the IBIS Model?

    Fleenor
    Fleenor
    In the AM263x IBIS Model. What is the “SC1” feature? Can it be enabled/disabled in firmware? Is this is related to silicon binning or some other functionality?
    • Answered
    • over 2 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
  • [FAQ] AM2634: How to read internal temperature of the chip using Thermal Manager module

    Sri Vidya Gunturi
    Sri Vidya Gunturi
    Part Number: AM2634 Am263 supports thermal management of the device by providing control of on-chip temperature sensors. How to access these sensors to get the SOC temperature?
    • Answered
    • over 3 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
  • [FAQ] AM2634: How to choose & setup the Dual core with Lockstep feature?

    Sharmili Narayanamurthy
    Sharmili Narayanamurthy
    Part Number: AM2634 Other Parts Discussed in Thread: SYSCONFIG Hi, I have gone through the datasheet & TRM of AM2634 for the Dual core and lockstep concept. I am clear on the concept but to begin with the activities, I'm unsure on how to get this configured…
    • Answered
    • over 3 years ago
    • Arm-based microcontrollers
    • Arm-based microcontrollers forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TMS570 TRM discrepancy and RTI question 0 Locked

    530 views
    3 replies
    Latest over 14 years ago
    by Hari49672
  • Answered

    HALCoGen EMIF and CRC modules configuration 0 Locked

    517 views
    3 replies
    Latest over 14 years ago
    by Evgenyy
  • Not Answered

    CCM to ESM Signal selection w.r.t. ERROR Forcing Mode and SelfTest Error Forcing Mode 0 Locked

    569 views
    1 reply
    Latest over 14 years ago
    by S Tsuei
  • Answered

    Error in HALCoGen OS files generation 0 Locked

    424 views
    4 replies
    Latest over 15 years ago
    by Evgenyy
  • Answered

    DMA Example Code & Header Files 0 Locked

    1349 views
    1 reply
    Latest over 15 years ago
    by Jean-Marc Mifsud
  • Discussion

    TMS570 USB Sticks now shipping! Let us know what you think. Locked

    453 views
    3 replies
    Latest over 15 years ago
    by Anthony Vaughan
  • Discussion

    Is there an easier way to calculate the PLL control register settings? Locked

    1653 views
    2 replies
    Latest over 15 years ago
    by Anthony Vaughan
  • Answered

    FIQ as NMI and OSEK CAT1 interrupts in safety systems 0 Locked

    1007 views
    1 reply
    Latest over 15 years ago
    by KGreb
  • Suggested Answer

    Clock Source Disable register setting for Clock Source 0 and Peripheral Asynchronous Clock Source relation 0 Locked

    958 views
    4 replies
    Latest over 15 years ago
    by Sunil Oak
  • Suggested Answer

    RINFOL and RINFOU to ALGO Register Mapping 0 Locked

    653 views
    7 replies
    Latest over 15 years ago
    by Sunil Oak
  • Answered

    RTICLK mapping to RCLKSRC Register 0 Locked

    379 views
    1 reply
    Latest over 15 years ago
    by Sunil Oak
  • Answered

    Could not find PBIST ROM Clock divider selection 0 Locked

    374 views
    1 reply
    Latest over 15 years ago
    by Sunil Oak
  • Not Answered

    NHET Parity RAM write access by CPU when TEST Bit is set and PARITY_ENA=0x05 or 0x0A 0 Locked

    287 views
    1 reply
    Latest over 15 years ago
    by Hari49672
  • Answered

    FLASH API problem 0 Locked

    1300 views
    11 replies
    Latest over 15 years ago
    by John Hall
  • Answered

    Debug Capabilities of the TMS470M 0 Locked

    380 views
    3 replies
    Latest over 15 years ago
    by B Chavali
  • Suggested Answer

    TMS470R1A288 GIOA[0] default status after reset 0 Locked

    558 views
    1 reply
    Latest over 15 years ago
    by Sunil Oak
  • Answered

    Clock Cycle Profiling 0 Locked

    1268 views
    2 replies
    Latest over 15 years ago
    by Hari49672
  • Not Answered

    NHET Loop Resolution Prescaler Values 0 Locked

    469 views
    1 reply
    Latest over 15 years ago
    by Hari49672
  • Suggested Answer

    TMS570 asynch memory 0 Locked

    400 views
    1 reply
    Latest over 15 years ago
    by daniel_o
  • Suggested Answer

    NHET RADM64 Instruction Execution 0 Locked

    363 views
    2 replies
    Latest over 15 years ago
    by Sunil Oak
<>