TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS250DF810: DS250DF810 Support 16.22016Gbps Data Rate 0

    65 views
    3 replies
    Latest 4 days ago
    by Drew Miller1
  • Suggested Answer

    THVD1424: 御社製THVD1424RGTRについて 0

    42 views
    1 reply
    Latest 4 days ago
    by BOBBY
  • Not Answered

    TCAN1043A-Q1: VCC UV issues 0

    34 views
    1 reply
    Latest 4 days ago
    by Ethan Sempsrott
  • Suggested Answer

    TCAN1145-Q1: After setting the sleep mode, the MCU was not immediately powered off by the control 0

    86 views
    7 replies
    Latest 4 days ago
    by Sean Guo
  • Not Answered

    [FAQ] TXE8116-Q1: What is the Difference between I2C and SPI IO Expansion? 0

    54 views
    0 replies
    Started 4 days ago
    by Tyler Townsend
  • Suggested Answer

    MAX3221: MAX3221MDBREP 0

    37 views
    1 reply
    Latest 4 days ago
    by BOBBY
  • Suggested Answer

    DP83825I: DP83825I Timing and Reset Questions 0

    174 views
    7 replies
    Latest 4 days ago
    by David (ASIC) Liu
  • Not Answered

    DP83867CR: Link status bit and LED_0 ON even though cable not connected 0

    518 views
    33 replies
    Latest 4 days ago
    by J
  • Suggested Answer

    P82B96: Interfacing a TCA9509 with a P82B96 0

    61 views
    3 replies
    Latest 4 days ago
    by Tyler Townsend
  • Answered

    DP83867IR: 1Gbps link fails with specific cables 0

    224 views
    16 replies
    Latest 4 days ago
    by J
  • Not Answered

    TCAN1043A-Q1: How to count SWE timer 0

    30 views
    1 reply
    Latest 4 days ago
    by Ethan Sempsrott
  • Answered

    AM26LV32: Device-to-Device Skew 0

    75 views
    3 replies
    Latest 4 days ago
    by BOBBY
  • Answered

    DS320PR1601: Gen5 Redriver 0

    50 views
    3 replies
    Latest 4 days ago
    by Undrea Fields
  • Not Answered

    SN65CML100: ESD data for SN65CML100DGK 0

    25 views
    1 reply
    Latest 4 days ago
    by Ryan Kitto
  • Suggested Answer

    TFP410: TFP410 Design Support 0

    128 views
    7 replies
    Latest 4 days ago
    by David (ASIC) Liu
  • Answered

    TUSB320LAI: TUSB320LAI 0

    159 views
    11 replies
    Latest 4 days ago
    by Ryan Kitto
  • Not Answered

    DS64BR111: Setting to open the eye in a system with small amplitude and large insertion loss 0

    94 views
    7 replies
    Latest 4 days ago
    by Vishesh Pithadiya
  • Suggested Answer

    TUSB1104: reverse plugging not working 0

    428 views
    38 replies
    Latest 4 days ago
    by Vishesh Pithadiya
  • Not Answered

    TUSB2E221: Different I2C address 0

    49 views
    3 replies
    Latest 4 days ago
    by Ryan Kitto
  • Suggested Answer

    TDP2004: DP++ self-identification function between AUX and DDC 0

    107 views
    7 replies
    Latest 4 days ago
    by David (ASIC) Liu
<>