TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TPS65983B: TPS65983B setting question for dynamic power 0 Locked

    369 views
    5 replies
    Latest over 5 years ago
    by Scott T
  • Answered

    SN65DSI83: SN65DSI EVM: Problem with the LVDS Clock 0 Locked

    1311 views
    8 replies
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Suggested Answer

    TUSB7320: an OTG-capable USB 2.0 hub available 0 Locked

    385 views
    1 reply
    Latest over 5 years ago
    by Malik Barton57
  • Not Answered

    TUSB322I: plus TUSB542 for CC pin question?? 0 Locked

    656 views
    4 replies
    Latest over 5 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TPS65987D: GPIO event "Port 0 Source Sink Event" 0 Locked

    311 views
    1 reply
    Latest over 5 years ago
    by Adam Mc Gaffin
  • Suggested Answer

    SN65HVD1786: J1708 option settings 0 Locked

    334 views
    1 reply
    Latest over 5 years ago
    by Miguel Robertson
  • Suggested Answer

    XIO2213B: Suitability for AS5643 implementation 0 Locked

    321 views
    1 reply
    Latest over 5 years ago
    by Lee Sledjeski
  • Suggested Answer

    DS90UB933-Q1: Using DS90UB933-Q1 to serialize audio data 0 Locked

    425 views
    3 replies
    Latest over 5 years ago
    by Mandeep S
  • Suggested Answer

    DP83822I: About LED indicator 0 Locked

    318 views
    3 replies
    Latest over 5 years ago
    by Cecilia Reyes
  • Answered

    LMH1297: LMH1297: IBIS/S-Param Setup 0 Locked

    301 views
    1 reply
    Latest over 5 years ago
    by Nasser Mohammadi
  • Answered

    DS90UB953-Q1: I2C control over multiple Serializer and Deserializes 0 Locked

    957 views
    12 replies
    Latest over 5 years ago
    by Jiashow Ho
  • Suggested Answer

    DS92LX1621: Missing PDB delay effect 0 Locked

    290 views
    3 replies
    Latest over 5 years ago
    by Michael.Walker
  • Suggested Answer

    TPS65987D: unsuccessful power swap with TPS65987D 0 Locked

    1087 views
    12 replies
    Latest over 5 years ago
    by Adam Mc Gaffin
  • Suggested Answer

    TCAN1051V-Q1: Internal function to stop communication 0 Locked

    252 views
    1 reply
    Latest over 5 years ago
    by Eric Hackett
  • Answered

    Pre-programmed flash memories 0 Locked

    439 views
    3 replies
    Latest over 5 years ago
    by Adam Mc Gaffin
  • Answered

    SN65DP159: Enable Device 0 Locked

    204 views
    3 replies
    Latest over 5 years ago
    by user5803443
  • Answered

    DS90UB954-Q1: CSI_WAIT_FS 0 Locked

    134 views
    3 replies
    Latest over 5 years ago
    by Casey McCrea
  • Answered

    DS90UH948-Q1: When the LVDS CONTROL REGISTER Bit 1-0 of DS90UH948-Q1 changes from 00 to 10, the ODD and Even swing amplitudes are inconsistent. 0 Locked

    752 views
    8 replies
    Latest over 5 years ago
    by user6263833
  • Answered

    SN65DP159: Signal Integrity Analysis 0 Locked

    311 views
    2 replies
    Latest over 5 years ago
    by user5803443
  • Suggested Answer

    DP83822I: MII Loopback Test with Boundary Scan 0 Locked

    866 views
    1 reply
    Latest over 5 years ago
    by Vibhu Vanjari
<>