TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    CDCE706 clock init. 0 Locked

    486 views
    2 replies
    Latest over 14 years ago
    by Ken Drewlo
  • Discussion

    New CDCE62005 GUI ver 1.4.4 Locked

    330 views
    1 reply
    Latest over 14 years ago
    by Carl Wolfe
  • Not Answered

    CDCD913 remote part not working (via Perf Eval Module) 0 Locked

    293 views
    1 reply
    Latest over 14 years ago
    by Firoj Kabir
  • Not Answered

    BQ3285 - Register "D" does not follow battery state 0 Locked

    425 views
    1 reply
    Latest over 14 years ago
    by Nuno Jorge Santos Tavares
  • Not Answered

    CDCE62005 Y5V capacitor for internal regulator and VBB 0 Locked

    384 views
    1 reply
    Latest over 14 years ago
    by Firoj Kabir
  • Not Answered

    using timers 0 Locked

    224 views
    0 replies
    Started over 14 years ago
    by Laique Gadhwala
  • Not Answered

    DS1305 - Maximum voltage on INT0 pin? 0 Locked

    305 views
    1 reply
    Latest over 14 years ago
    by Ben Harker
  • Not Answered

    CDCE62005 Data Retention 0 Locked

    300 views
    1 reply
    Latest over 14 years ago
    by Firoj Kabir
  • Discussion

    CDCLVD1208 - single ended use case and understanding datasheet jitter spec. Locked

    423 views
    1 reply
    Latest over 14 years ago
    by Firoj Kabir
  • Not Answered

    CDCE72010 internal CLK Delay 0 Locked

    369 views
    3 replies
    Latest over 14 years ago
    by Firoj Kabir
  • Answered

    CDCE62005 0 Locked

    362 views
    1 reply
    Latest over 14 years ago
    by Fritz
  • Not Answered

    CDCE62005 SPI_MiSO open drain? 0 Locked

    695 views
    1 reply
    Latest over 14 years ago
    by Jan Schirok
  • Answered

    CDCE72010 unlock issue debug 0 Locked

    776 views
    5 replies
    Latest over 14 years ago
    by Muralidhar Bandi
  • Not Answered

    IEEE 1588 for Stellaris EKS LM3S8962: how can i reduce the offset from master 0 Locked

    341 views
    0 replies
    Started over 14 years ago
    by dejie wu
  • Not Answered

    CDCE62005 Eval Board 0 Locked

    485 views
    3 replies
    Latest over 14 years ago
    by Firoj Kabir
  • Not Answered

    the cdce913 can not nomal configuration 0 Locked

    272 views
    1 reply
    Latest over 14 years ago
    by mapefer3
  • Not Answered

    cdclvd120x Failsafe Operation 0 Locked

    304 views
    1 reply
    Latest over 14 years ago
    by Firoj Kabir
  • Not Answered

    555 timer model error? 0 Locked

    4695 views
    1 reply
    Latest over 14 years ago
    by Thomas Kuehl
  • Not Answered

    CDCE913 and external TCXO 0 Locked

    377 views
    1 reply
    Latest over 14 years ago
    by mapefer3
  • Not Answered

    TCLK3101 and CDCM61002 0 Locked

    309 views
    1 reply
    Latest over 14 years ago
    by David Zhang16358
<>