TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 2 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TLC555: PSPICE FOR TI 0 Locked

    429 views
    4 replies
    Latest over 3 years ago
    by Raymond Zhang1
  • Suggested Answer

    CDCE6214: spec check 0 Locked

    256 views
    2 replies
    Latest over 3 years ago
    by Jennifer Bernal
  • Answered

    LMK04828: NO output 0 Locked

    564 views
    8 replies
    Latest over 3 years ago
    by Amy Luo
  • Answered

    LMX2594EVM: Input Signal requirement 0 Locked

    265 views
    1 reply
    Latest over 3 years ago
    by Noel Fung
  • Answered

    LMK00304: LMK00304 only has the Additive RMS Jitter parameter of 1MHz to 20MHz in HCSL output mode, is there any Additive RMS Jitter parameter of 12KHz to 20MHz (or 10KHz to 20MHz)? 0 Locked

    370 views
    4 replies
    Latest over 3 years ago
    by Julian Hagedorn
  • Not Answered

    Reprogramming LMX2487 EVM to LMX2485E EVM 0 Locked

    325 views
    1 reply
    Latest over 3 years ago
    by Ajeet Pal
  • Not Answered

    NC pins 0 Locked

    298 views
    6 replies
    Latest over 3 years ago
    by Ajeet Pal
  • Suggested Answer

    LMK03328: Maximum jitter for the input clock 0 Locked

    329 views
    3 replies
    Latest over 3 years ago
    by Ajeet Pal
  • Suggested Answer

    LMK00804B-Q1: 25MHz clock generation for FPGA and ETHERNET PHY 0 Locked

    723 views
    3 replies
    Latest over 3 years ago
    by Jennifer Bernal
  • Suggested Answer

    LMK05318B: Some questions about LMK05318B 0 Locked

    350 views
    3 replies
    Latest over 3 years ago
    by Kia Rahbar
  • Suggested Answer

    LMK1C1104: Output Impedance Change Consult 0 Locked

    302 views
    2 replies
    Latest over 3 years ago
    by Jennifer Bernal
  • Answered

    LMK1C1108: Simulate with PSpice for TI possible? 0 Locked

    443 views
    1 reply
    Latest over 3 years ago
    by Kia Rahbar
  • Suggested Answer

    LMK04803: The parameter "PLL2_N_CAL" generated by the TICS Pro and Code loader are different. Which is corect? 0 Locked

    375 views
    2 replies
    Latest over 3 years ago
    by Li Xiaoqing
  • Suggested Answer

    LMK61E2: Difference between LMK61E2-I5SIAR and LMK61E2-I1SIAR 0 Locked

    283 views
    1 reply
    Latest over 3 years ago
    by Alexandria Patton
  • Suggested Answer

    LMK04821: Clock configuration problem 0 Locked

    490 views
    5 replies
    Latest over 3 years ago
    by Ajeet Pal
  • Answered

    LMK04832: R364, R365 and R366 0 Locked

    263 views
    5 replies
    Latest over 3 years ago
    by Ajeet Pal
  • Suggested Answer

    CDCE813-Q1: peak to peak TIE jitter 0 Locked

    349 views
    3 replies
    Latest over 3 years ago
    by Julian Hagedorn
  • Suggested Answer

    LMX2615-SP: Delay of RFout and SysrefReq 0 Locked

    293 views
    1 reply
    Latest over 3 years ago
    by Ajeet Pal
  • Suggested Answer

    LMK04208: Distribution mode additive jitter 0 Locked

    354 views
    1 reply
    Latest over 3 years ago
    by Ajeet Pal
  • Suggested Answer

    LMK04826: Application problem 0 Locked

    198 views
    1 reply
    Latest over 3 years ago
    by Ajeet Pal
<>