Tool/software:

Looking for a way to wirelessly sync two systems with nS precision and cannot use GPS. Does TI have chipsets for accomplishing this? Not sure where to start.

Tool/software:

Dear Technical Support Team,

I have been looking into the clock generator and jitter cleaner.

Input recovery clock from AMD FPGA SerDes…

Tool/software:

Hello team,

I have questions about register information of LMK04832 below. Could you please give me comments? 

• 0x162 Register

1. OSCin_FREQ is different between Table 5 and Table 69. Table 69 says [4:2] while table…

Tool/software:

Question: what is the LMX2820 output jitter degradation if I have a rather low pfd frequency such as 10_MHz?

For contrasting examples, the two examples below have similar VCO…

Tool/software:

Hi Team,

I am using LMK04808 device.

Do we need to program LMK04808 for each power-on?

Can we program the LMK04808 one time and avoid programming it on each power…

Tool/software:

To determine if the PLL is locked, I made the following settings:

I want to observe the lock status of PLL1 and PLL2 through Status_LD1 and Status_LD2. 

The configuration of PLL is as follows, using two PLLs at…

Tool/software:

Hi,

We are using LMK04808 in our design. To perform register progromming, the following information is defined in the LMK04808 datasheet:



So, according to the m…

Tool/software:

I am exporting an hex dump file with TICS Por v1.7.7.10.

File->Export hex register values

An extract from the output file (attached) is copied here…

Tool/software:

I'm using the LMK04832 in Dual Loop Mode.

1. PLL1 Reference is 100MHz

2. PLL2 Reference is 156.25MHz External VCXO [Fed into OSCin]

3. PLL1 R = 16, PLL1 N = 25

4. Goal is run PLL2's Internal VCO [VCO1] @ 1.6…

Tool/software:

Hi,

In the datasheet, I could only find the maximum height (3.53 mm) for the part, LMK04832W/EM.

Kindly specify the lower dimension also to help us select the right thermal pad.

Also, kindly specify the recommended…

Tool/software:

LMK04832 supports two VCO with range at VCO0 2440 ~ 2580 MHz and VCO1 2945 ~ 3255 MHz.

In JESD204B, SYSREF is normally < 10MHz with certain division requirement to the device clock and sampling clock and so on.…

Tool/software:

I am using the LMK04832 chip in distribution mode and using the OSCout pins as buffered outputs of the OSCin pin.

We have a 100 Mhz HCMOS output reference clock (EX-219…

Tool/software:

Hey Sir/Ma'am,

Hope you are doing really well. 

we have one custom design with lmx2694 with it,

with input clock of lmx2694 is 491.52mhz and output desired…

Tool/software:

Setups:,

In case of two LMK04832, where one in single loop 0-delay mode (master) and another in distribution mode (slave) with CLKin1 used on both.

1. master get 100MHz REF IN while slave get A output clock from the…

Tool/software:

#1

W have 100MHz to CLKin1, By setting all devices in single loop 0 delay mode and using CLKout8 as FB CLK. 

The Device Clock outputs are aligned without toggling PLL SYNC pin nor SPI SYNC. 

However the SYSREF outputs…

Tool/software:

Hi Team.

We are working on  ADC - DAC Loopback on  FMC Evaluation board, which is having a clock generator - LMK04828 & a transceiver on it.

For this we need a register…

Tool/software:

Hi

I have two LMK04832 in the system. I have also read the document of Synchronizing multiple LMK0482x devices, or providing more JESD204B outputs than a single LMK0482x device allows.

#1 PLL Outputs

1. The Device…

Tool/software:

My customer is planning on using the LMX2615-SP to clock high speed data converters on a space project.  He needs to clock the ADC at 11.520 GHz and here is…

Tool/software:

Hello,

My customer wants to use CDCM7005 under the following conditions. Is it possible?

   - VCXO_IN = 122.88MHz / PRI_REF = 1 PPS(GPS/IEEE1588) / Output Clock =…

Tool/software:

Hi,

Does the LMK04832 support JESD204C, or just JESD204B?

Best regards,

Avihay.

Tool/software:

Hi

According datasheet, the min frequency for CLKin is 300MHz:

1)  Can you explain why can't the device work at lower input frequency?

Tool/software:

Hi,

I would like to generate single ended CMOS clocks (< 250 MHz) with 10%, 25%, 50% and 75% duty cycle on the board. …

Tool/software:

Dear,

I'll use TLK-2711SP with kintex7 fpga like below figure.

Unfortunately, FPGA clocks have poor jitter characteristics. So, I think I will try to design it as shown…

Tool/software:

Say in certain dB per frequency offset levels.

Let me know if this question makes sense.

Thanks,
Lauren

Tool/software:

The answer record on the LMK04828: LMK04828 vs LMK04610 post states that the LMK04610, "skew across outputs can be around 100s of ps across…